CD54HC173_08 Datasheet, PDF (1/20 Pages) Texas Instruments – High-Speed CMOS Logic Quad D-Type Flip-Flop, Three-State

Data sheet acquired from Harris Semiconductor
SCHS158E
February 1998 - Revised October 2003
CD54HC173, CD74HC173,
CD54HCT173, CD74HCT173
High-Speed CMOS Logic
Quad D-Type Flip-Flop, Three-State
[ /Title
(CD74H
C173,
CD74H
CT173)
/Subject
(High
Speed
CMOS
Logic
Quad D-
Type
Features
• Three-State Buffered Outputs
• Gated Input and Output Enables
• Fanout (Over Temperature Range)
- Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads
- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads
• Wide Operating Temperature Range . . . -55^oC to 125^oC
• Balanced Propagation Delay and Transition Times
• Significant Power Reduction Compared to LSTTL
Logic ICs
• HC Types
- 2V to 6V Operation
- High Noise Immunity: N_IL = 30%, N_IH = 30% of V_CC
at V_CC = 5V
• HCT Types
- 4.5V to 5.5V Operation
- Direct LSTTL Input Logic Compatibility,
V_IL= 0.8V (Max), V_IH = 2V (Min)
- CMOS Input Compatibility, I_l ≤ 1µA at V_OL, V_OH
Pinout
Description
The ’HC173 and ’HCT173 high speed three-state quad D-
type flip-flops are fabricated with silicon gate CMOS technol-
ogy. They possess the low power consumption of standard
CMOS Integrated circuits, and can operate at speeds com-
parable to the equivalent low power Schottky devices. The
buffered outputs can drive 15 LSTTL loads. The large output
drive capability and three-state feature make these parts ide-
ally suited for interfacing with bus lines in bus oriented sys-
tems.
The four D-type flip-flops operate synchronously from a com-
mon clock. The outputs are in the three-state mode when
either of the two output disable pins are at the logic “1” level.
The input ENABLES allow the flip-flops to remain in their
present states without having to disrupt the clock If either of
the 2 input ENABLES are taken to a logic “1” level, the Q
outputs are fed back to the inputs, forcing the flip-flops to
remain in the same state. Reset is enabled by taking the
MASTER RESET (MR) input to a logic “1” level. The data
outputs change state on the positive going edge of the clock.
The ’HCT173 logic family is functionally, as well as pin com-
patible with the standard LS logic family.
Ordering Information
CD54HC173, CD54HCT173
(CERDIP)
CD74HC173
(PDIP, SOIC, SOP, TSSOP)
CD74HCT173
(PDIP, SOIC)
TOP VIEW
OE 1
OE2 2
Q₀ 3
Q₁ 4
Q₂ 5
Q₃ 6
CP 7
GND 8
16 V_CC
15 MR
14 D0
13 D1
12 D2
11 D3
10 E2
9 E1
PART NUMBER
CD54HC173F3A
CD54HCT173F3A
CD74HC173E
CD74HC173M
CD74HC173MT
CD74HC173M96
CD74HC173NSR
CD74HC173PW
CD74HC173PWR
CD74HC173PWT
TEMP. RANGE
(^oC)
PACKAGE
-55 to 125
16 Ld CERDIP
-55 to 125
16 Ld CERDIP
-55 to 125
16 Ld PDIP
-55 to 125
16 Ld SOIC
-55 to 125
16 Ld SOIC
-55 to 125
16 Ld SOIC
-55 to 125
16 Ld SOP
-55 to 125
16 Ld TSSOP
-55 to 125
16 Ld TSSOP
-55 to 125
16 Ld TSSOP
CD74HCT173E
-55 to 125
16 Ld PDIP
CD74HCT173M
-55 to 125
16 Ld SOIC
CD74HCT173MT
-55 to 125
16 Ld SOIC
CD74HCT173M96
-55 to 125
16 Ld SOIC
NOTE: When ordering, use the entire part number. The suffixes 96
and R denote tape and reel. The suffix T denotes a small-quantity
reel of 250.
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.
Copyright © 2003, Texas Instruments Incorporated
1