CD54HC132_07 Datasheet, PDF (1/15 Pages) Texas Instruments – High-Speed CMOS Logic Quad 2-Input NAND Schmitt Trigger

Data sheet acquired from Harris Semiconductor
SCHS145E
August 1997 - Revised March 2004
CD54HC132, CD74HC132,
CD54HCT132, CD74HCT132
High-Speed CMOS Logic
Quad 2-Input NAND Schmitt Trigger
[ /Title
(CD74
HC132
,
CD74
HCT13
2)
/Sub-
ject
(High
Speed
CMOS
Logic
Quad
2-Input
NAND
Schmit
Features
Description
• Unlimited Input Rise and Fall Times
• Exceptionally High Noise Immunity
•
Typical Propagation Delay:
C_L = 15pF, T_A = 25^oC
10ns
at
V_CC
=
5V,
• Fanout (Over Temperature Range)
- Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads
- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads
• Wide Operating Temperature Range . . . -55^oC to 125^oC
• Balanced Propagation Delay and Transition Times
The ’HC132 and ’HCT132 each contain four 2-input NAND
Schmitt Triggers in one package. This logic device utilizes
silicon gate CMOS technology to achieve operating speeds
similar to LSTTL gates with the low power consumption of
standard CMOS integrated circuits. All devices have the
ability to drive 10 LSTTL loads. The HCT logic family is
functionally pin compatible with the standard LS logic family.
Ordering Information
PART NUMBER
TEMP. RANGE
(^oC)
PACKAGE
• Significant Power Reduction Compared to LSTTL
Logic ICs
• HC Types
- 2V to 6V Operation
- High Noise Immunity: N_IL = 37%, N_IH = 51% of V_CC
at V_CC = 5V
• HCT Types
- 4.5V to 5.5V Operation
- Direct LSTTL Input Logic Compatibility,
V_IL= 0.8V (Max), V_IH = 2V (Min)
- CMOS Input Compatibility, I_l ≤ 1µA at V_OL, V_OH
CD54HC132F3A
CD54HCT132F3A
CD74HC132E
CD74HC132M
CD74HC132MT
CD74HC132M96
CD74HCT132E
CD74HCT132M
CD74HCT132MT
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
14 Ld CERDIP
14 Ld CERDIP
14 Ld PDIP
14 Ld SOIC
14 Ld SOIC
14 Ld SOIC
14 Ld PDIP
14 Ld SOIC
14 Ld SOIC
CD74HCT132M96
-55 to 125
14 Ld SOIC
NOTE: When ordering, use the entire part number. The suffix 96
denotes tape and reel. The suffix T denotes a small-quantity reel of
250.
Pinout
CD54HC132, CD54HCT132
(CERDIP)
CD74HC132, CD74HCT132
(PDIP, SOIC)
TOP VIEW
1A 1
1B 2
1Y 3
2A 4
2B 5
2Y 6
GND 7
14 V_CC
13 4B
12 4A
11 4Y
10 3B
9 3A
8 3Y
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.
Copyright © 2004, Texas Instruments Incorporated
1