PCM1860 Datasheet, PDF (4/115 Pages) Texas Instruments – 4ch Audio ADCs With Universal Front End

PCM1860, PCM1862, PCM1864, PCM1864-Q1
SLASE55A – NOVEMBER 2014 – REVISED DECEMBER 2014
7 Pin Configuration and Functions
7.1 Pin Assignments PCM1860
www.ti.com
1 VINL2 / VIN1M
2 VINR2 / VIN2M
3 VINL1 / VIN1P
4 VINR1 / VIN2P
5 Mic Bias
6 VREF
7 AGND
8 AVDD
9 XO
10 XI
11 LDO
12 DGND
13 DVDD
14 IOVDD
15 SCKI (3.3V)
VINR3 / VIN3P 30
VINL3 / VIN4P 29
VINR4 / VIN3M 28
VINL4 / VIN4M 27
MD0 26
MD1 25
MD3 24
MD2 23
MD4 22
MD5 21
MD6 20
INT 19
DOUT 18
BCK 17
LRCK 16
Figure 1. Device Pin Assignments, PCM1860
PIN
NAME
VINL2/VIN1M
VINR2/VIN2M
VINL1/VIN1P
VINR1/VIN2P
Mic Bias
VREF
AGND
AVDD
XO
XI
LDO
DGND
DVDD
IOVDD
SCKI
LRCK
BCK
DOUT
INT
Pin Functions PCM1860
I/O
NO.
DESCRIPTIONS
1 I Analog input 2, L-channel (or Differential M input for input 1)
2 I Analog input 2, R-channel (or Differential M input for input 2)
3 I Analog input 1, L-channel (or Differential P input for input 1)
4 I Analog input 1, R-channel (or Differential P input for input 2)
5 — Mic Bias
6 — Reference voltage decoupling (= 0.5 AVDD)
7 — Analog GND
8 — Analog power supply, +3.3 V
9 — Oscillation amplifier output
10 I Oscillation amplifier input
11 — LDO output (or +1.8V input to bypass LDO)
12 — Digital GND
13 — Digital power supply, +3.3 V
14 — Power Supply for I/O Voltages (for example, +3.3 V or +1.8 V)
15 I CMOS Level (+3.3 V) Master Clock Input
16 I/O Audio data word clock (Left Right Clock) input/output⁽¹⁾
17 I/O Audio data bit clock input/output⁽¹⁾
18 O Audio data digital output
19 O Interrupt Output (for Analog Input Detect). Pull High for Active Mode, Pull Low for Idle.
(1) Schmitt trigger input with internal pull-down (50kΩ typically).
4
Submit Documentation Feedback
Copyright © 2014, Texas Instruments Incorporated
Product Folder Links: PCM1860 PCM1862 PCM1864 PCM1864-Q1