M50FW016 Datasheet, PDF (8/45 Pages) STMicroelectronics – 16 Mbit 2Mb x8, Uniform Block 3V Supply Firmware Hub Flash Memory

M50FW016
SIGNAL DESCRIPTIONS
There are two different bus interfaces available on
this part. The active interface is selected before
power-up or during Reset using the Interface Con-
figuration Pin, IC.
The signals for each interface are discussed in the
Firmware Hub (FWH) Signal Descriptions section
and the Address/Address Multiplexed (A/A Mux)
Signal Descriptions section below. The supply sig-
nals are discussed in the Supply Signal Descrip-
tions section below.
Firmware Hub (FWH) Signal Descriptions
For the Firmware Hub (FWH) Interface see Figure
2., Logic Diagram (FWH Interface), and Table
1., Signal Names (FWH Interface).
Input/Output Communications (FWH0-FWH3). All
Input and Output Communication with the memory
take place on these pins. Addresses and Data for
Bus Read and Bus Write operations are encoded
on these pins.
Input Communication Frame (FWH4). The In-
put Communication Frame (FWH4) signals the
start of a bus operation. When Input Communica-
tion Frame is Low, V_IL, on the rising edge of the
Clock a new bus operation is initiated. If Input
Communication Frame is Low, V_IL, during a bus
operation then the operation is aborted. When In-
put Communication Frame is High, V_IH, the cur-
rent bus operation is proceeding or the bus is idle.
Identification Inputs (ID0-ID3). The
Identification Inputs select the address that the
memory responds to. Up to 16 memories can be
addressed on a bus. For an address bit to be ‘0’
the pin can be left floating or driven Low, V_IL; an
internal pull-down resistor is included with a value
of R_IL. For an address bit to be ‘1’ the pin must be
driven High, V_IH; there will be a leakage current of
I_LI2 through each pin when pulled to V_IH; see Table
21.
By convention the boot memory must have
address ‘0000’ and all additional memories take
sequential addresses starting from ‘0001’.
By convention the boot memory must have ID0-
ID3 pins left floating or driven Low, V_IL and a ‘1’
value on A21, A23-A25 and all additional
memories take sequential ID0-ID3 configuration.
General Purpose Inputs (FGPI0-FGPI4). The Gen-
eral Purpose Inputs can be used as digital inputs
for the CPU to read. The General Purpose Input
Register holds the values on these pins. The pins
must have stable data from before the start of the
cycle that reads the General Purpose Input Regis-
ter until after the cycle is complete. These pins
must not be left to float, they should be driven Low,
V_IL, or High, V_IH.
Interface Configuration (IC). The Interface Con-
figuration input selects whether the Firmware Hub
(FWH) or the Address/Address Multiplexed (A/A
Mux) Interface is used. The chosen interface must
be selected before power-up or during a Reset
and, thereafter, cannot be changed. The state of
the Interface Configuration, IC, should not be
changed during operation.
To select the Firmware Hub (FWH) Interface the
Interface Configuration pin should be left to float or
driven Low, V_IL; to select the Address/Address
Multiplexed (A/A Mux) Interface the pin should be
driven High, V_IH. An internal pull-down resistor is
included with a value of R_IL; there will be a leakage
current of I_LI2 through each pin when pulled to V_IH;
see Table 21.
Interface Reset (RP). The Interface Reset (RP)
input is used to reset the memory. When Interface
Reset (RP) is set Low, V_IL, the memory is in Reset
mode: the outputs are put to high impedance and
the current consumption is minimized. When RP is
set High, V_IH, the memory is in normal operation.
After exiting Reset mode, the memory enters
Read mode.
CPU Reset (INIT). The CPU Reset, INIT, pin is
used to Reset the memory when the CPU is reset.
It behaves identically to Interface Reset, RP, and
the internal Reset line is the logical OR (electrical
AND) of RP and INIT.
Clock (CLK). The Clock, CLK, input is used to
clock the signals in and out of the Input/Output
Communication Pins, FWH0-FWH3. The Clock
conforms to the PCI specification.
Top Block Lock (TBL). The Top Block Lock
input is used to prevent the Top Block (Block 31)
from being changed. When Top Block Lock, TBL,
is set Low, V_IL, Program and Block Erase
operations in the Top Block have no effect,
regardless of the state of the Lock Register. When
Top Block Lock, TBL, is set High, V_IH, the
protection of the Block is determined by the Lock
Register. The state of Top Block Lock, TBL, does
not affect the protection of the Main Blocks (Blocks
0 to 30).
Top Block Lock, TBL, must be set prior to a Pro-
gram or Block Erase operation is initiated and
must not be changed until the operation completes
or unpredictable results may occur. Care should
be taken to avoid unpredictable behavior by
changing TBL during Program or Erase Suspend.
Write Protect (WP). The Write Protect input is
used to prevent the Main Blocks (Blocks 0 to 30)
from being changed. When Write Protect, WP, is
set Low, V_IL, Program and Block Erase operations
in the Main Blocks have no effect, regardless of
the state of the Lock Register. When Write Protect,
8/45