STM32F101RBT6 Datasheet, PDF (52/89 Pages) STMicroelectronics – Medium-density access line, ARM-based 32-bit MCU with 64 or 128 KB Flash, 6 timers, ADC and 7 communication interfaces

Electrical characteristics
STM32F101x8, STM32F101xB
Electromagnetic Interference (EMI)
The electromagnetic field emitted by the device is monitored while a simple application is
executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with
IEC61967-2 standard which specifies the test board and the pin loading.
Table 30. EMI characteristics
Symbol Parameter
Conditions
Monitored
frequency band
Max vs. [f_HSE/f_HCLK]
8/36 MHz
Unit
0.1 MHz to 30 MHz
7
S_EMI
Peak level
V_DD = 3.3 V, T_A = 25 °C,
LQFP100 package
30 MHz to 130 MHz
compliant with
130 MHz to 1GHz
8
13
dBµV
IEC 61967-2
SAE EMI Level
3.5
-
5.3.11
Absolute maximum ratings (electrical sensitivity)
Based on three different tests (ESD, LU) using specific measurement methods, the device is
stressed in order to determine its performance in terms of electrical sensitivity.
Electrostatic discharge (ESD)
Electrostatic discharges (a positive then a negative pulse separated by 1 second) are
applied to the pins of each sample according to each pin combination. The sample size
depends on the number of supply pins in the device (3 parts × (n+1) supply pins). This test
conforms to the JESD22-A114/C101 standard.
Table 31. ESD absolute maximum ratings
Symbol
Ratings
Conditions
Class
Maximum
value⁽¹⁾
Unit
V_ESD(HBM)
Electrostatic discharge
voltage (human body model)
T_A = +25 °C
conforming to JESD22-A114
2
V_ESD(CDM)
Electrostatic discharge
T_A = +25 °C
voltage (charge device model) conforming to JESD22-C101
II
2000
V
500
1. Based on characterization results, not tested in production.
Static latch-up
Two complementary static tests are required on six parts to assess the latch-up
performance:
● A supply overvoltage is applied to each power supply pin
● A current injection is applied to each input, output and configurable I/O pin
These tests are compliant with EIA/JESD 78 IC latch-up standard.
Table 32. Electrical sensitivities
Symbol
Parameter
Conditions
LU
Static latch-up class T_A = +85 °C conforming to JESD78A
Class
II level A
52/89
Doc ID 13586 Rev 15