I3G4250D Datasheet, PDF (32/43 Pages) STMicroelectronics – 3-axis digital output gyroscope

Register description
I3G4250D
7.4
HPM1
0
0
1
1
Table 26. High-pass filter mode configuration
HPM0
High-pass filter mode
0
Normal mode (reset by reading the REFERENCE register)
1
Reference signal for filtering
0
Normal mode (reset by reading the REFERENCE register)
1
Autoreset on interrupt event
Table 27. High-pass filter cutoff frequency configuration [Hz]
HPCF[3:0]
ODR= 100 Hz
ODR= 200 Hz
ODR= 400 Hz
ODR= 800 Hz
0000
8
15
30
56
0001
4
8
15
30
0010
2
4
8
15
0011
1
2
4
8
0100
0.5
1
2
4
0101
0.2
0.5
1
2
0110
0.1
0.2
0.5
1
0111
0.05
0.1
0.2
0.5
1000
0.02
0.05
0.1
0.2
1001
0.01
0.02
0.05
0.1
CTRL_REG3 (22h)
I1_Int1
Table 28. CTRL_REG1 register
I1_Boot H_Lactive PP_OD I2_DRDY I2_WTM I2_ORun I2_Empty
I1_Int1
I1_Boot
H_Lactive
PP_OD
I2_DRDY
I2_WTM
I2_ORun
I2_Empty
Table 29. CTRL_REG3 description
Interrupt enable on the INT1 pin. Default value 0. (0: disable; 1: enable)
Boot status available on INT1. Default value 0. (0: disable; 1: enable)
Interrupt active configuration on INT1. Default value 0. (0: high; 1: low)
Push-pull / open drain. Default value: 0. (0: push-pull; 1: open drain)
Date ready on DRDY/INT2. Default value 0. (0: disable; 1: enable)
FIFO watermark interrupt on DRDY/INT2. Default value: 0. (0: disable; 1: enable)
FIFO overrun interrupt on DRDY/INT2 Default value: 0. (0: disable; 1: enable)
FIFO empty interrupt on DRDY/INT2. Default value: 0. (0: disable; 1: enable)
32/43
DocID027628 Rev 2