English
Language : 

STEVAL-IME008V1 Datasheet, PDF (15/19 Pages) STMicroelectronics – Load simulator using signal equivalent circuits
STEVAL-IME008V1
Schematic diagrams
Figure 14. STEVAL-IME008V1 circuit schematic (14 of 16)
OPTIONAL FPGA I/O
STM32_GPIO_0
R69
STM32_GPIO_1
R70
STM32_GPIO_2
R71
STM32_GPIO_3
R72
STM32_GPIO_4
R73
STM32_GPIO_5
R74
STM32_GPIO_6
R75
STM32_GPIO_7
R80
0R - N/A
0R - N/A
0R - N/A
0R - N/A
0R - N/A
0R - N/A
0R - N/A
0R - N/A
FPGA_GPIO0
FPGA_GPIO1
FPGA_GPIO2
FPGA_GPIO3
FPGA_GPIO4
FPGA_GPIO5
FPGA_GPIO6
FPGA_GPIO7
FPGA_GPIO[0:7]
FPGA_GPIO[0:7]
OPTIONAL FPGA CONFIGURATION SIGNALS
STM32_GPIO_8
R82
STM32_GPIO_9
R83
STM32_GPIO_10 R84
STM32_GPIO_11 R85
STM32_GPIO_12 R86
STM32_GPIO_13 R88
STM32_GPIO_14 R89
0R - N/A
0R - N/A
0R - N/A
0R - N/A
0R - N/A
0R - N/A
0R - N/A
FPGA_MCU_AWAKE
FPGA_MCU_DONE
MCU_FPGA_OSC_EN
MCU_FPGA_INIT_B
MCU_FPGA_MODE1
MCU_FPGA_PROG
MCU_FPGA_SUSPEND
FPGA_MCU_AWAKE
FPGA_MCU_DONE
MCU_FPGA_OSC_EN
MCU_FPGA_INIT_B
MCU_FPGA_MODE1
MCU_FPGA_PROG
MCU_FPGA_SUSPEND
JTAG/SWD MCU_3V3
JNTRST
JTMS
JTCK
JTDO
JTDI
RESET#
R76 R77 R78 R79
10k 10k 10k 10k
Male Connector 2x5
Pitch 1.27 mm
SAMTEC FTSH-105-01-F-D-K
JP1 JUMPER
2
1
J40
2
1
4
3
6
5
8
7
10
9
MCU_3V3
SWD/JTAG
R87
MCU JTAG
10k
GSPG30072014DI1250
DocID026791 Rev 1
15/19
19