ADS6445 Datasheet, PDF (11/75 Pages) STMicroelectronics – QUAD CHANNEL, 14-BIT, 125/105/80/65 MSPS ADC WITH SERIAL LVDS OUTPUTS

www.ti.com
ADS6445, ADS6444
ADS6443, ADS6442
SLAS531 – MAY 2007
ELECTRICAL CHARACTERISTICS (continued)
Typical values are at 25°C, min and max values are across the full temperature range T_MIN = –40°C to T_MAX = 85°C, AVDD =
LVDD = 3.3V, maximum rated sampling frequency, 50% clock duty cycle, –1dBFS differential analog input, internal reference
mode (unless otherwise noted).
THD
ENOB
IMD
AC
PSRR
PARAMETER
ADS6445
ADS6444
ADS6443
ADS6442
ADS6445
ADS6444
ADS6443
ADS6442
ADS6445
Total harmonic
distortion
ADS6444
ADS6443
ADS6442
ADS6445
ADS6444
ADS6443
ADS6442
ADS6445
ADS6444
ADS6443
ADS6442
ADS6445
Effective number of
bits
ADS6443
ADS6442
ADS6444
ADS6445
ADS6444
2-tone
intermodulation
distortion
ADS6443
ADS6442
ADS6445
ADS6444
ADS6443
ADS6442
ADS6445
ADS6444
ADS6443
Cross-talk
ADS6442
ADS6445
ADS6444
ADS6443
ADS6442
Input overload
recovery
All
Power Supply
Rejection Ratio
All
TEST CONDITIONS
Fin = 10 MHz
Fin = 50 MHz
Fin = 100 MHz
Fin = 170 MHz
Fin = 230 MHz
Fin = 50 MHz
Fin = 70 MHz
F1= 46.09 MHz, F2 = 50.09 MHz
F1= 185.09 MHz, F2 = 190.09 MHz
Near channel
Cross-talk signal frequency = 10 MHz
Far channel
Cross-talk signal frequency = 10 MHz
Recovery to within 1% (of final value) for 6
dB overload with sine wave input
< 100 MHz signal, 100 mV pp on AVDD
supply
MIN TYP MAX UNIT
86
89.5
90
91
71
80
78.5
75 85.5
77 85.6
84.5
72
86
dBc
83
80.5
73.5
77
78.5
79.5
74
75
76
77
11.0 11.7
11.1 11.9
Bits
11.4
12
11.3 11.7
88
90
96
100
dBFS
86
88
93
96
90
92
94
100
dBc
103
105
106
108
1
Clock
cycles
35
dBc
Submit Documentation Feedback
11