TDA7340G Datasheet, PDF (10/27 Pages) STMicroelectronics – AUDIO SIGNAL PROCESSOR

TDA7340G
Figure 1: High Cut Control
Figure 3
Figure 2: Stereo Blend
SEP
(dB)
50
VR=3.6V
40
30
20
10
0
-0.4
-0.3
-0.2
D94AU056
-0.1 VSB-VR(V)
VMPX
DC-LEVEL
VTH
D94AU185
TR THIGH
TF
Time
I²C BUS INTERFACE PROTOCOL
The interface protocol comprises:
A start condition (s)
A chip address byte, (the LSB bit determines
read/write transmission).
A subaddress byte
A sequence of data (N-bytes + acknowledge)
A stop condition (P)
CHIP ADDRESS
SUBADDRESS
DATA 1 ... DATA n
MSB
S1000100
D95AU216
LSB
R/W
MSB
LSB
MSB
ACK X X T I A₃ A₂ A₁ A₀ ACK
DATA
ACK = Acknowledge
S = Start
P = Stop
I = Autoincrement
MAX CLOCK SPEED 500kbits/s
Autoincrement
If bit I in the subaddress byte is set to ”1”, the autoincrement of subaddress is enabled.
LSB
ACK P
10/27