SST89E58RD2 Datasheet, PDF (64/91 Pages) Silicon Storage Technology, Inc – FlashFlex51 MCU

FlashFlex51 MCU
SST89E52RD2 / SST89E54RD2 / SST89E58RD2 / SST89E516RD2
SST89V52RD2 / SST89V54RD2 / SST89V58RD2 / SST89V516RD2
Preliminary Specifications
11.0 INTERRUPTS
11.1 Interrupt Priority and Polling Sequence
The device supports eight interrupt sources under a four level priority scheme. Table 11-1 summarizes the polling
sequence of the supported interrupts. Note that the SPI serial interface and the UART share the same interrupt
vector. (See Figure 11-1)
TABLE 11-1: INTERRUPT POLLING SEQUENCE
Description
Ext. Int0
Brown-out
T0
Ext. Int1
T1
PCA
Ext. Int. 2
Ext. Int. 3
UART/SPI
T2
Interrupt Flag
IE0
-
TF0
IE1
TF1
CF/CCFn
IE2
IE3
TI/RI/SPIF
TF2, EXF2
Vector
Address
0003H
004BH
000BH
0013H
001BH
0033H
003BH
0043H
0023H
002BH
Interrupt
Enable
EX0
EBO
ET0
EX1
ET1
EC
EX2
EX3
ES
ET2
Interrupt
Priority
PX0/H
PBO/H
PT0/H
PX1/H
PT1/H
PPCH
PX2/H
PX3/H
PS/H
PT2/H
Service
Priority
1(highest)
2
3
4
5
6
7
8
9
10
Wake-Up
Power-down
yes
no
no
yes
no
no
no
no
no
no
T11-1.0 1255
©2004 Silicon Storage Technology, Inc.
64
S71255-00-000
3/04