W191 Datasheet, PDF (8/9 Pages) SpectraLinear Inc – Skew Controlled SDRAM Buffer

W191
Signaling from System Core Logic
Start Condition
Slave Address
(First Byte)
MSB
LSB
SDATA
11010010
MSB
Command Code
(Second Byte)
Byte Count
(Third Byte)
LSB
MSB
MSB
Last Data Byte
(Last Byte)
Stop Condition
LSB
SCLOCK
12345678A12345678A1234
12345678A
SDATA
Signaling by Clock Device
Acknowledgment Bit
from Clock Device
Figure 4. Serial Data Bus Write Sequence
SDATA
SCLOCK
t_LOW
t_DSU
t_STHD
t_HIGH
t_R
t_F
t_DHD
t_SP
t_SPSU t_STHD
t_SPF
t_SPSU
Ordering Information
Ordering Code
W191HI
W191H
Figure 5. Serial Data Bus Timing Diagrams
Package Type
16 pin = SSOP (150 mil)
16 pin = SSOP (150 mil)
Temperature Range
I = Industrial
Commercial
Rev 1.0, November 20, 2006
Page 8 of 9