English
Language : 

USB97C100 Datasheet, PDF (42/64 Pages) SMSC Corporation – Multi-Endpoint USB Peripheral Controller
Table 70 - Transmit FIFO Status Register A
TXSTAT_A
(0x7F60 - RESET=0x55)
TRANSMIT FIFO STATUS REGISTER A
BIT
NAME
R/W
DESCRIPTION
7 EP3TX_EMPTY
R Endpoint 3 Transmit Packet FIFO Status
Bits [7:6]='11' Invalid
Bits [7:6]='10' Empty (No Packets queued)
Bits [7:6]='01' Full (5 Packets queued)
Bits [7:6]='00' Partially Full (1, 2, 3, or 4 Packets queued)
6
EP3TX_FULL
5 EP2TX_EMPTY
R
R Endpoint 2 Transmit Packet FIFO Status
Bits [5:4]='11' Invalid
Bits [5:4]='10' Empty (No Packets queued)
Bits [5:4]='01' Full (5 Packets queued)
Bits [5:4]='00' Partially Full (1, 2, 3, or 4 Packets queued)
4
EP2TX_FULL
3 EP1TX_EMPTY
R
R Endpoint 1 Transmit Packet FIFO Status
Bits [3:2]='11' Invalid
Bits [3:2]='10' Empty (No Packets queued)
Bits [3:2]='01' Full (5 Packets queued)
Bits [3:2]='00' Partially Full (1, 2, 3, or 4 Packets queued)
2
EP1TX_FULL
1 EP0TX_EMPTY
R
R Endpoint 0 Transmit Packet FIFO Status
Bits [1:0]='11' Invalid
Bits [1:0]='10' Empty (No Packets queued)
Bits [1:0]='01' Full (5 Packets queued)
Bits [1:0]='00' Partially Full (1, 2, 3, or 4 Packets queued)
0
EP0TX_FULL
R
Table 71 - Transmit FIFO Status Register B
STAT_B
(0x7F61 - RESET=0x55)
TRANSMIT FIFO STATUS REGISTER B
BIT
NAME
R/W
DESCRIPTION
7 EP7TX_EMPTY
R Endpoint 7 Transmit Packet FIFO Status
Bits [7:6]='11' Invalid
Bits [7:6]='10' Empty (No Packets queued)
Bits [7:6]='01' Full (5 Packets queued)
Bits [7:6]='00' Partially Full (1, 2, 3, or 4 Packets queued)
6
EP7TX_FULL
5 EP6TX_EMPTY
R
R Endpoint 6 Transmit Packet FIFO Status
Bits [5:4]='11' Invalid
Bits [5:4]='10' Empty (No Packets queued)
Bits [5:4]='01' Full (5 Packets queued)
Bits [5:4]='00' Partially Full (1, 2, 3, or 4 Packets queued)
4
EP6TX_FULL
3 EP5TX_EMPTY
R
R Endpoint 5 Transmit Packet FIFO Status
Bits [3:2]='11' Invalid
Bits [3:2]='10' Empty (No Packets queued)
Bits [3:2]='01' Full (5 Packets queued)
Bits [3:2]='00' Partially Full (1, 2, 3, or 4 Packets queued)
2
EP5TX_FULL
R
SMSC DS – USB97C100
Page 42
Rev. 01/03/2001