COM20020I Datasheet, PDF(35/72 Page) SMSC Corporation – 5Mbps ARCNET (ANSI 878.1) Controller with 2K x 8 On-Chip RAM

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

COM20020I Datasheet, PDF (35/72 Pages) SMSC Corporation – 5Mbps ARCNET (ANSI 878.1) Controller with 2K x 8 On-Chip RAM

◁

5Mbps ARCNET (ANSI 878.1) Controller with 2K x 8 On-Chip RAM

Datasheet

BIT

BIT NAME

7 Reset

6 Command

Chaining Enable

5 Transmit Enable

4,3 Extended

Timeout 1,2

2 Backplane

1,0 Sub Address 1,0

Table 6.9 - Configuration Register

SYMBOL

RESET

CCHEN

TXEN

ET1, ET2

DESCRIPTION

A software reset of the COM20020ID is executed by writing a logic

"1" to this bit. A software reset does not reset the microcontroller

interface mode, nor does it affect the Configuration Register. The

only registers that the software reset affect are the Status Register,

the Next ID Register, and the Diagnostic Status Register. This bit

must be brought back to logic "0" to release the reset.

This bit, if high, enables the Command Chaining operation of the

device. Please refer to the Command Chaining section for further

details. A low level on this bit ensures software compatibility with

previous SMSC ARCNET devices.

When low, this bit disables transmissions by keeping nPULSE1,

nPULSE2 if in non-Backplane Mode, and nTXEN pin inactive.

When high, it enables the above signals to be activated during

transmissions. This bit defaults low upon reset. This bit is typically

enabled once the Node ID is determined, and never disabled during

normal operation. Please refer to the Improved Diagnostics section

for details on evaluating network activity.

These bits allow the network to operate over longer distances than

the default maximum 2 miles by controlling the Response, Idle, and

Reconfiguration Times. All nodes should be configured with the

same timeout values for proper network operation. For the

COM20020ID with a 20 MHz crystal oscillator, the bit combinations

follow:

Reconfig

Response Idle Time Time (mS)

ET2

ET1

Time (Î¼S) (Î¼S)

840

596.6

656

840

298.4

328

840

149.2

164

420

37.4

Note: These values are for 5Mbps and RCNTMR[1,0]=00.

Reconfiguration time is changed by the RCNTMR1 and

RCNTMR0 bits.

BACK-

PLANE

SUBAD 1,0

A logic "1" on this bit puts the device into Backplane Mode signaling

which is used for Open Drain and Differential Driver interfaces.

These bits determine which register at address 07 may be

accessed. The combinations are as follows:

SUBAD1

SUBAD0

Tentative ID

Node ID

Setup 1

Next ID