English
Language : 

SP703 Datasheet, PDF (4/16 Pages) Sipex Corporation – Low Power Microprocessor Supervisory with Battery Switch-Over
PINOUT
VOUT 1
VCC 2
GND 3
PFI 4
8 VBATT
7 RESET
6 MR
5 PFO
INTERNAL BLOCK DIAGRAM
VBATT BATTERY SWITCHOVER
CIRCUITRY
VOUT
VCC
RESET
RESET
GENERATOR
1.25V
MR
PIN ASSIGNMENTS
Pin 1 —VOUT — Output Supply Voltage. VOUT
connects to VCC when VCC is greater than
VBATT and VCC is above the reset thresh-
old. When VCC falls below VBATT and
VCC is below the reset threshold, VOUT
connects to VBATT. Connect a 0.1µF ca-
pacitor from VOUT to GND.
Pin 2 — VCC — +5V Supply Input
Pin3 — GND — Ground reference for all signals
Pin 4 — PFI — Power-Fail Input. This is the
noninverting input to the power-fail com-
parator. When PFI is less than 1.25V,
PFO goes low. Connect PFI to GND or
VOUT when not used.
Pin 5 — PFO — Power-Fail Output.
Pin 6 — MR — Manual Reset Input. This input
generates a reset pulse when pulled below
0.8V. This active LOW input is TTL/
CMOS compatible and can be shorted to
ground with a switch. It has an internal
250µA (typical) pull-up current. Leave
this pin floating when not used.
Pin 7 — RESET (Active Low)– Reset Output.
RESET Output goes low whenever
VCC falls below the reset threshold or
whenever MR is pulled below 0.8V for
longer than 150nS. RESET remains low
for 200ms after VCC crosses the reset
threshold voltage on power-up or after
being triggered by MR.
PFI
1.25V
PFO
Pin 8 — VBATT — Backup-Battery Input. When
VCC falls below the reset threshold, VBATT
will be switched to VOUT if VBATT is
20mV greater than VCC. When VCC rises
20mV above VBATT, VOUT will be recon-
nected to VCC. The 40mV hysteresis pre-
vents repeated switching if VCC falls
slowly.
SP703/704DS/07
SP703/704 Low Power Microprocessor Supervisory
4
© Copyright 2000 Sipex Corporation