English
Language : 

SDA525X-2 Datasheet, PDF (19/23 Pages) Siemens Semiconductor Group – ICs for Consumer Electronics
SDA 525X-2
Register SDA 525x-2
Name
Address Bit7
Bit6
Bit5
Bit4
Bit3
Bit2
Bit1
Bit0
Watchdog Timer
WDCON
A7
WDTREL
86
WDTL
84
WDTH
85
WDTS
WDTREL.7
WDTL.7
WDTH.7
SWDT
WDTREL.6
WDTL.6
WDTH.6
WDTREL.5
WDTL.5
WDTH.5
WDTREL.4
WDTL.4
WDTH.4
WDTREL.3
WDTL.3
WDTH.3
WDTREL.2
WDTL.2
WDTH.2
WDTREL.1
WDTL.1
WDTH.1
WDTREL.0
WDTL.0
WDTH.0
Infrared Capture-/Compare Timer
RELL
E1
RELL.7
RELH
E2
RELH.7
CAPL
E3
CAPL.7
CAPH
E4
CAPH.7
IRTCON
E5
OV
RELL.6
RELH.6
CAPL.6
CAPH.6
PR
RELL.5
RELH.5
CAPL.5
CAPH.5
PLG
RELL.4
RELH.4
CAPL.4
CAPH.4
REL
RELL.3
RELH.3
CAPL.3
CAPH.3
RUN
RELL.2
RELH.2
CAPL.2
CAPH.2
RISE
RELL.1
RELH.1
CAPL.1
CAPH.1
FALL
RELL.0
RELH.0
CAPL.0
CAPH.0
SEL
Memory Management Unit (ROM-less versions only)
MEX1
94
CB18
CB17
CB16
NB18
NB17
NB16
MEX2
95
MM
MB18
MB17
MB16
SF
IB18
IB17
IB16
= Register Bit read-only
= Register Bit write-only
xxxx
=
Register Bit not available
and not needed any longer
Differences compared to SDA 525x according to preliminary specification 06/96:
1. The serial interface is not supported any longer. By this, registers SCON and SBUF
are no longer available. The “Serial Interrupt Enable Flag” ES of the Interrupt Enable
register (Bit 4 of A8) must not be written (default after reset = 0).
2. The functions and bits Prescaler Control (PSC) and ADC sample time (STADC) of the
Special Function Register ADCON are not available any more. Bits 7 and 6 of D8 must
be 0.
3. The registers following must not be written. The software needs to be checked
accordingly.
SBUF (99):
Bits 0 to 7
SCON (98):
Bits 0 to 7
ACQMS2 (C2): Bits 0 to 7
DMODE2 (C7): Bits 5 to 7
ADCON (D8):
Bits 6 and 7
IE (A8):
Bit 4
The allowed bits of DMODE2, ADCON and IE have to be changed with the commands
ANL or ORL.
Semiconductor Group
19
1998-10-08