English
Language : 

GS2971 Datasheet, PDF (113/148 Pages) Semtech Corporation – 3Gb/s, HD, SD SDI Receiver, with Integrated Adaptive Cable Equalizer complete with SMPTE Audio and Video Processing
Table 4-30: SD Audio Core Configuration and Status Registers (Continued)
Address Register Name Bit Name
406h
CH_VALID
RSVD
CH4_VALIDB
CH3_VALIDB
CH2_VALIDB
CH1_VALIDB
CH4_VALIDA
CH3_VALIDA
CH2_VALIDA
CH1_VALIDA
407h
SD_AUDIO_ERR
OR_MASK
RSVD
EN_NOT_LOCKED
EN_NO_VIDEO
EN_CSUM_ERROR
EN_ACS_DET3_4B
EN_ACS_DET1_2B
EN_ACS_DET3_4A
EN_ACS_DET1_2A
EN_CTRB_DET
EN_CTRA_DET
EN_DBNB_ERR
EN_DBNA_ERR
Bit
15-8
7
6
5
4
3
2
1
0
15
14
13
12
11
10
9
8
7
6
5
4
Description
Reserved.
Secondary group channel 4 sample
validity flag.
Secondary group channel 3 sample
validity flag.
Secondary group channel 2 sample
validity flag.
Secondary group channel 1 sample
validity flag.
Primary group channel 4 sample
validity flag.
Primary group channel 3 sample
validity flag.
Primary group channel 2 sample
validity flag.
Primary group channel 1 sample
validity flag.
Reserved.
Asserts interrupt when LOCKED
signal is not asserted.
Asserts interrupt when video
format is unknown.
Asserts interrupt when checksum
error is detected.
Asserts interrupt when
EN_ACS_DET3_4B flag is set.
Asserts interrupt when
EN_ACS_DET1_2B flag is set.
Asserts interrupt when
EN_ACS_DET3_4A flag is set.
Asserts interrupt when
EN_ACS_DET1_2A flag is set.
Asserts interrupt when
EN_CTRB_DET flag is set.
Asserts interrupt when
EN_CTRA_DET flag is set.
Asserts interrupt when
EN_DBNB_ERR flag is set.
Asserts interrupt when
EN_DBNA_ERR flag is set.
R/W
R/W
R
R
R
R
R
R
R
R
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Default
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
GS2971 3Gb/s, HD, SD SDI Receiver
Data Sheet
45898 - 2
September 2012
113 of 148