English
Language : 

LC8766C8A Datasheet, PDF (9/23 Pages) Sanyo Semicon Device – 8-Bit Single Chip Microcontroller
Port Output Configuration
LC8766C8A/B2A/96A
Output configuration and pull-up/pull-down resistor options are shown in the following table.
Input /output is possible even when port is set to output mode.
Terminal
Option applies to: Options
Output Format
Pull-up resistor
P00 to P07
1 bit units
1 CMOS
2 15 voltage Nch-open drain
Programmable
(Note 1)
None
P10 to P17
each bit
1 CMOS
Programmable
2 Nch-open drain
Programmable
P30 to P37
each bit
1 CMOS
Programmable
2 15V Nch-open drain
None
P70
-
None Nch-open drain
Programmable
P71 to P73
-
None CMOS
Programmable
P80 to P87
-
None Nch-open drain
None
S0/T0 to S6/T6 each bit
1 High voltage Pch-open drain
-
2 High voltage Pch-open drain
-
S7/T7 to S15/T15 -
S16 to S31
S32 to S47
each bit
None High voltage Pch-open drain
-
1 High voltage Pch-open drain
-
2 High voltage Pch-open drain
-
S48 to S51
-
None High voltage Pch-open drain
-
XT1
-
None Input only
None
XT2
-
None Output for 32.768kHz crystal
None
oscillation
Note 1 Programmable pull-up resisters of Port 0 can be attatched in nibble units (P00-03, P04-07).
Pull-down
resistor
-
-
-
-
-
-
-
-
-
Fixed
None
fixed
Fixed
None
None
-
-
* Note 1: Connect as follows to reduce noise on VDD and increase the back-up time.
VSS1, and VSS2 must be connected together and grounded.
*Note 2 : The power supply for the internal memory is VDD1 but it uses the VDD2 as the power supply for ports. When the
VDD2 is not backed up, the port level does not become “H” even if the port latch is in the “H” level. Therefore,
when the VDD2 is not backed up and the port latch is “H” level, the port level is unstable in the HOLD mode, and
the back up time becomes shorter because the through current runs from VDD to GND in the input buffer.
If VDD2 is not backed up, output “L” by the program or pull the port to “L” by the external circuit in the HOLD
mode so that the port level becomes “L” level and unnecessary current consumption is prevented.
LSI
VDD1
Power
Back-up capacitors *2
VDD2
VDD3
VFD
VDD4
VSS1 VSS2
No.6718-9/23