English
Language : 

LC895125Q Datasheet, PDF (4/11 Pages) Sanyo Semicon Device – CD-ROM Driver with On-Chip SCSI Interface and Subcode Functions
LC895125Q, 895125W
Pin Functions (LC895125Q)
Type: I: Input pin, O: Output pin, B: Bidirectional pin, P: Power supply pin, NC: No connection pin
Pin No.
Symbol
Type
Function
1
VDD
P
2
VSS0
P
3
RA5
O
4
RA6
O
Address outputs for the buffer RAM
5
RA7
O
6
RA8
O
7
RA9 (IO15)
B Address outputs for the buffer RAM or data I/O pins
8
RA10 (IO14)
B The pin circuits include pull-up resistors.
9
VSS0
P
10
RA11 (IO13)
B
11
RA12 (IO12)
B
12
RA13 (IO11)
B Address outputs for the buffer RAM or data I/O pins
13
RA14 (IO10)
B The pin circuits include pull-up resistors.
14
RA15 (IO9)
B
15
RA16 (IO8)
B
16
IO7
B Buffer RAM data I/O. The pin circuit includes a pull-up resistor.
17
VSS0
P
18
IO6
B
19
IO5
B
20
IO4
B
21
IO3
B
Buffer RAM data I/O.
The pin circuits include pull-up resistors.
22
IO2
B
23
IO1
B
24
IO0
B
25
VSS0
P
26
TEST0
I
27
TEST1
I
28
TEST2
I Test pins. These pins must be connected to VSS0.
29
TEST3
I
30
TEST4
I
31
ZRESET
I LSI reset. The LSI is reset on a 0 input.
32
VDD
P
33
VSS0
P
34
CSCTRL
I Selects active-high or active-low for the microcontroller CS logic.
35
XTALCK0
I Crystal oscillator input
36
XTAL0
O Crystal oscillator output
37
VSS0
P
38
D0
B
39
D1
B
40
D2
B
41
D3
B
Microcontroller data signals
42
D4
B
43
D5
B
44
D6
B
45
D7
B
46
VSS0
P
47
ZSWAIT
O WAIT signal output to the microcontroller
48
ZINT0
O Interrupt request output to the microcontroller (ECC side. Set with a register.)
49
VDD
P
50
ZINT1
O Interrupt request output to the microcontroller (SCSI side. Set with a register.)
Note: 1. NC pins must be left open. Do not connect any signal to these pins.
2. Pin names that start with Z are negative-logic signals.
3. VSS0 is the logic system ground and VSS1 is the SCSI interface ground.
4. Applications that use DRAM must insert resistors in the CAS and RAS lines, connect capacitors between these lines and ground, and take any
other measures necessary to prevent undershoot in the DRAM related circuits.
5. Since these circuits include buffers that sink 48 mA, adequate noise prevention measures must be applied.
Continued on next page.
No. 5241-4/11