LB11870 Datasheet, PDF (3/14 Pages) Sanyo Semicon Device – Three-Phase Brushless Motor Driver for Polygonal Mirror Motors

Continued from preceding page.
Parameter
[Phase Comparator Output]
High-level output voltage
Low-level output voltage
Output source current
Output sink current
[Lock Detection Output]
Output saturation voltage
Output leakage current
[Error Amplifier Block]
Input offset voltage
Input bias current
Output H level voltage
Output L level current
DC bias level
[Current limiter Circuit]
Drive gain 1
Drive gain 2
Limiter voltage
[Thermal Shutdown Operation]
Thermal shutdown operating temperature
Hysteresis width
[Low-Voltage Protection]
Operating voltage
Hysteresis width
[CLD Circuit]
External capacitor charge current
Operating voltage
[CLK Pin]
External input frequency
High-level input voltage
Low-level input voltage
Input open voltage
Hysteresis width
High-level input current
Low-level input current
[S/S Pin]
High-level input voltage
Low-level input voltage
Input open voltage
Hysteresis width
High-level input current
Low-level input current
[BRSEL Pin]
High-level input voltage
Low-level input voltage
Input open voltage
High-level input current
Low-level input current
LB11870
Symbol
Conditions
Ratings
Unit
min
typ
max
VPDH
VPDL
IPD+
IPD–
I_OH = –100 µA
I_OL = 100 µA
VPD = VREG/2
VPD = VREG/2
VREG – 0.2
VREG – 0.1
0.2
1.5
V
0.3
V
–0.5 mA
mA
V_OL (LD) ILD = 10 mA
IL (LD) V_O = V_CC
V_IO (ER) Design target value
IB (ER)
V_OH (ER)
V_OL (ER)
VB (ER)
I_OH = –500 µA
I_OL = 500 µA
0.15
–10
–1
VREG – 1.2
–5%
VREG – 0.9
0.9
VREG/2
0.5
V
10
µA
10 mV
1
µA
V
1.2
V
5%
V
GDF1
GDF2
VRF
When the phase is locked
When not locked
V_CC-V_M
TSD
∆TSD
Design target value (junction temperature)
Design target value (junction temperature)
0.4
0.5
0.6 deg
0.8
1.0
1.2 deg
0.45
0.5
0.55
V
150
175
°C
40
°C
VSD
∆VSD
8.1
8.45
0.2
0.35
8.9
V
0.5
V
ICLD
V_H (CLD)
fI (CLK)
V_IH (CLK)
V_IL (CLK)
V_IO (CLK)
V_IS (CLK)
I_IH (CLK) VCLK = VREG
I_IL (CLK) VCLK = 0 V
V_IH (SS)
V_IL (SS)
V_IO (SS)
V_IS (SS)
I_IH (SS)
I_IL (SS)
VS/S = VREG
VS/S = 0 V
V_IH (BRSEL)
V_IL (BRSEL)
V_IO (BRSEL)
I_IH (BRSEL)
I_IL (BRSEL)
V_BRSEL = VREG
V_BRSEL = 0 V
–6
3.25
0.1
3.5
0
VREG – 0.5
0.35
–10
–280
3.5
0
VREG – 0.5
0.35
–10
–280
3.5
0
VREG – 0.5
–10
–220
–4.3
–3
µA
3.5
3.75
V
0.5
0
–210
10 kHz
VREG
V
1.5
V
VREG
V
0.65
V
10
µA
µA
0.5
0
–210
VREG
V
1.5
V
VREG
V
0.65
V
10
µA
µA
0
–160
VREG
V
1.5
V
VREG
V
10
µA
µA
No. 7256 -3/14