English
Language : 

LC87F2J32A Datasheet, PDF (23/30 Pages) Sanyo Semicon Device – 8-bit 1-chip Microcontroller
LC87F2J32A
Continued from preceding page
Parameter
HALT mode
consumption
current
(Note 9-1)
Symbol
IDDHALT(7)
Pin/
remarks
VDD1
Conditions
• HALT mode
• FsX’tal=32.768kHz crystal oscillation mode
• Internal Low speed and Medium speed RC
oscillation stopped.
Specification
VDD[V]
min.
typ.
max. unit
2.7 to 5.5
2.5
5.0
(Note 9-2)
• System clock set to 8MHz with Frequency
variable RC oscillation
• 1/1 frequency division ratio
2.7 to 3.6
1.4
2.6
IDDHALT(8)
• HALT mode
• External FsX’tal and FmCF oscillation stopped.
• System clock set to internal Low speed RC
oscillation.
• Internal Medium speed RC oscillation stopped.
• Frequency variable RC oscillation stopped.
• 1/1 frequency division ratio
1.8 to 5.5
1.8 to 3.6
26
91
15
48
IDDHALT(9)
• HALT mode
• External FsX’tal and FmCF oscillation stopped.
5.0
• System clock set to internal Low speed RC
oscillation.
3.3
• Internal Medium speed RC oscillation stopped.
• Frequency variable RC oscillation stopped.
• 1/1 frequency division ratio
2.5
• Ta=-10 to +50°C
26
52
15
26
μA
10
18
IDDHALT(10)
• HALT mode
• FsX’tal=32.768 kHz crystal oscillation mode
• System clock set to 32.768kHz side
• Internal Low speed and Medium speed RC
1.8 to 5.5
16
96
oscillation stopped.
• Frequency variable RC oscillation stopped.
• 1/2 frequency division ratio
1.8 to 3.6
6.2
43
IDDHALT(11)
• HALT mode
• FsX’tal=32.768kHz crystal oscillation mode
5.0
16
56
• System clock set to 32.768kHz side
• Internal Low speed and Medium speed RC
3.3
oscillation stopped.
6.2
18
• Frequency variable RC oscillation stopped.
• 1/2 frequency division ratio
2.5
• Ta=-10 to +50°C
3.4
11
HOLD mode
consumption
current
(Note 9-1)
(Note 9-2)
IDDHOLD(1) VDD1
IDDHOLD(2)
HOLD mode
• CF1=VDD or open
(External clock mode)
HOLD mode
• CF1=VDD or open
(External clock mode)
• Ta=-10 to +50°C
1.8 to 5.5
1.8 to 3.6
5.0
3.3
2.5
0.04
30
0.02
14
0.04
2.8
0.02
1.2
0.015
0.9
IDDHOLD(3)
IDDHOLD(4)
HOLD mode
• CF1=VDD or open
(External clock mode)
• LVD option selected
HOLD mode
• CF1=VDD or open
(External clock mode)
• Ta=-10 to +50°C
• LVD option selected
1.8 to 5.5
1.8 to 3.6
5.0
3.3
2.5
2.9
35
2.2
18
μA
2.9
7.2
2.2
4.1
1.9
3.4
Timer HOLD
mode
consumption
current
(Note 9-1)
(Note 9-2)
IDDHOLD(5) VDD1
IDDHOLD(6)
Timer HOLD mode
• FsX’tal=32.768kHz crystal oscillation mode
Timer HOLD mode
• FsX’tal=32.768kHz crystal oscillation mode
• Ta=-10 to +50°C
1.8 to 5.5
1.8 to 3.6
5.0
3.3
2.5
14
89
4.8
38
14
40
4.8
15
2.4
7.6
Note 9-1: The consumption current value includes none of the currents that flow into the output Tr and internal pull-up
resistors.
Note9-2: The consumption current values do not include operational current of LVD function if not specified
No.A1384-23/30