English
Language : 

LC875032A Datasheet, PDF (20/25 Pages) Sanyo Semicon Device – 8-Bit Single Chip Microcontroller with 32/24/16K-Byte EPROM and 640-Byte RAM On Chip
LC875032A/24A/16A
Main system clock oscillation circuit characteristics
The characteristics in the table bellow is based on the following conditions:
1. Use the standard evaluation board SANYO has provided.
2. Use the peripheral parts with indicated value externally.
3. The peripheral parts value is a recommended value of oscillator manufacturer.
Table 1. Main system clock oscillation circuit characteristics using ceramic resonator
Circuit Parameters
Operating
Oscillation stabilizing time
Frequency Manufacturer Oscillator
C1
C2
Rd1
supply voltage
range
typ
Notes
max
10MHz
Murata
CSA10.0MTZ 33pF 33pF 0Ω
CST10.0MTW (30pF) (30pF) 0Ω
4.5 - 6.0V
4.5 - 6.0V
0.05ms
0.05ms
0.50ms
0.50ms
Built in C1,C2
Kyocera
KBR-10.0M 33pF 33pF 0Ω 4.5 - 6.0V
0.05ms
0.50ms
4MHz
Murata
CSA4.00MG 33pF 33pF 0Ω
CST4.00MGW (30pF) (30pF) 0Ω
4.5 - 6.0V
4.5 - 6.0V
0.05ms
0.05ms
0.50ms
0.50ms
Built in C1,C2
Kyocera
KBR-4.0MSA 33pF 33pF 0Ω 4.5 - 6.0V
0.05ms
0.50ms
*The oscillation stabilizing time is a period until the oscillation becomes stable after VDD becomes higher than minimum
operating voltage. (Refer to Figure4)
Subsystem clock oscillation circuit characteristics
The characteristics in the table bellow is based on the following conditions:
1. Use the standard evaluation board SANYO has provided.
2. Use the peripheral parts with indicated value externally.
3. The peripheral parts value is a recommended value of oscillator manufacturer.
Table 2. Subsystem clock oscillation circuit characteristics using crystal oscillator
Frequency
Manufacturer
Oscillator
Circuit Parameters
C3 C4 Rf Rd2
Operating supply
voltage range
Oscillation stabilizing time
typ
max
Notes
32.768kHz Seiko EPSON
C-002Rx 12pF 15pF OPEN 300kΩ 4.5 - 6.0V
*The oscillation stabilizing time is a period until the oscillation becomes stable after executing the instruction which starts
the sub-clock oscillation or after releasing the HOLD mode. (Refer to Figure4)
(Notes) •Since the circuit pattern affects the oscillation frequency, place the oscillation-related parts as close
to the oscillation pins as possible with the shortest possible pattern length.
CF1
CF2
Rd1
C1
CF
C2
XT1
C3
Rf
X’tal
XT2
Rd2
C4
Figure 1 Ceramic oscillation circuit
Figure 2 Crystal oscillation circuit
0.5VDD
Figure 3 AC timing measurement point
No.6713-20/25