English
Language : 

LC80101M Datasheet, PDF (2/9 Pages) Sanyo Semicon Device – VICS LSI
◁
LC80101M
Serial Input and Output (See the serial data timing figures.)
Parameter
Clock low-level time
Clock high-level time
Data setup time
Data hold time
CE wait time
CE setup time
CE hold time
Data output time
Symbol
Conditions
tCL
CL2
tCH
CL2
tSU CL2, DI2
tHD CL2, DI2
tEL
CL2, CE2
tES CL2, CE2
tEH CL2, CE2
tDH DO2: Varies with the value of the pull-up resistor used
min
0.7
0.7
0.7
0.7
0.7
0.7
0.7
Ratings
typ
Unit
max
µs
µs
µs
µs
µs
µs
µs
1
µs
Electrical Characteristics/Input and Output Levels at Ta = –40 to +85°C, VDD = 4.5 to 5.5 V, VSS = 0 V
Parameter
Symbol
Conditions
Ratings
Unit
min
typ
max
Input high-level voltage
Input low-level voltage
VIH CMOS-compatible Schmitt inputs
Pull-down resistors: INT-R1, TEST1 to TEST4,
VIL
and TESTON
0.8 VDD
V
0.2 VDD
V
Input high-level voltage
Input low-level voltage
Output high-level voltage
Output low-level voltage
Output low-level voltage
Standby current
VIH CMOS-compatible Schmitt inputs:
VIL BACKUP, CE2, CL2, DI1, DI2, and RST2
VOH IOH = –4 mA: CE1, CL1, DO1, INT-R2
VOL IOL = 4 mA: CE1, CL1, DO1, INT-R2
VOL IOL = 2 mA: DO2
Isd With the BACKUP pin low
0.8 VDD
VDD – 2.1
V
0.2 VDD
V
V
0.4
V
0.4
V
0.01
10
µA
Input sensitivity
Pull-down resistance
Vck Rf = 1 MΩ, FILCK1 = 3.6 MHz: FILCK1*1
Rd INT-R1, TEST1 to 4, TESTON
1.0
VDD Vp-p
70
140
280
kΩ
Current drain
IDD1
IDD2
IDD3
IDD4
Sine wave input: 1 V p-p, VDD = 5.0 V*2
Sine wave input: 5 V p-p, VDD = 5.0 V*2
Square wave input: 1 V p-p, VDD = 5.0 V*2
Square wave input: 5 V p-p, VDD = 5.0 V*2
6
15 mA
2.5
7 mA
5
13 mA
1.5
4 mA
Note 1. Since this LSI operates based on the rising edge of the LC72700E 3.6 MHz output (the FILCK pin), the LC72700E 3.6 MHz output signal must be
input to the FILCK1 pin without inverting the polarity.
2. The current drain varies with the input level and the shape of the clock signal input to the FILCK1 pin. The current drain can be reduced by using
waveforms that are closer to square waves than to sine waves, and by using a signal level that is close to VDD. The LC72700E 3.6 MHz output is a
square wave with an output level equal to VDD.
Block Diagram
No. 5438-2/9
 ▷