|
K4S640832D Datasheet, PDF (5/10 Pages) Samsung semiconductor – 64Mbit SDRAM 2M x 8Bit x 4 Banks Synchronous DRAM LVTTL | |||
|
◁ |
K4S640832D
CMOS SDRAM
DC CHARACTERISTICS
(Recommended operating condition unless otherwise noted, TA = 0 to 70°C)
Parameter
Symbol
Test Condition
Operating current
(One bank active)
Burst length = 1
ICC1 tRC ⥠tRC(min)
IO = 0 mA
Precharge standby current in
power-down mode
Precharge standby current in
non power-down mode
ICC2P CKE ⤠VIL(max), tCC = 10ns
ICC2PS CKE & CLK ⤠VIL(max), tCC = â
ICC2N
CKE ⥠VIH(min), CS ⥠VIH(min), tCC = 10ns
Input signals are changed one time during 20ns
ICC2NS
CKE ⥠VIH(min), CLK ⤠VIL(max), tCC = â
Input signals are stable
Active standby current in
power-down mode
Active standby current in
non power-down mode
(One bank active)
ICC3P CKE ⤠VIL(max), tCC = 10ns
ICC3PS CKE & CLK ⤠VIL(max), tCC = â
ICC3N
CKE ⥠VIH(min), CS ⥠VIH(min), tCC = 10ns
Input signals are changed one time during 20ns
ICC3NS
CKE ⥠VIH(min), CLK ⤠VIL(max), tCC = â
Input signals are stable
Operating current
(Burst mode)
IO = 0 mA
ICC4
Page burst
4Banks Activated
tCCD = 2CLKs
Refresh current
ICC5 tRC ⥠tRC(min)
C
Self refresh current
ICC6 CKE ⤠0.2V
L
Version
Unit Note
- 75 - 80 - 1H - 1L -10
75 75 70 70 70 mA 1
1
mA
1
15
mA
6
3
mA
3
25
mA
15
115 110 95 95 95 mA 1
135 130 125 125 125 mA 2
1
mA 3
400
uA 4
Notes : 1. Measured with outputs open.
2. Refresh period is 64ms.
3. K4S640832D-TC**
4. K4S640832D-TL**
5. Unless otherwise noted, input swing IeveI is CMOS(VIH /VIL=VDDQ/VSSQ)
Rev. 0.0 May 1999
|
▷ |