|
K4S281632D Datasheet, PDF (2/11 Pages) Samsung semiconductor – 128Mbit SDRAM 2M x 16Bit x 4 Banks Synchronous DRAM LVTTL | |||
|
◁ |
K4S281632D
Revision History
CMOS SDRAM
Revision 0.0 (Mar. 06, 2001)
Revision 0.1 (Sep. 06, 2001)
⢠Redefined IDD1 & IDD4 in DC Characteristics
⢠Changed the Notes in Operating AC Parameter.
< Before >
5. For 1H/1L, tRDL=1CLK and tDAL=1CLK+tRP is also supported .
SAMSUNG recommends tRDL=2CLK and tDAL=2CLK + tRP.
< After >
5.In 100MHz and below 100MHz operating conditions, tRDL=1CLK and tDAL=1CLK + 20ns is also supported.
SAMSUNG recommends tRDL=2CLK and tDAL=2CLK + tRP.
Rev. 0.1 Sept. 2001
|
▷ |