|
BU9883FV-W Datasheet, PDF (9/19 Pages) Rohm – I2C BUS 3Ports for HDMI Port Serial EEPROM | |||
|
◁ |
âDEVICE ADDRESSING
ã»Following a START condition, the master output the device address of the slave to be accessed.
The most significant four bits of the slave address are the âdevice type indentifier,â for this device, this is fixed
as â1010.â
The next three bit specify a particular device. For PORT0 access, that are set â0â, âP1â, âP0â, for PORT 1ï½3
access, that must be set â000â.
The last bit of the stream determines the operation to be performed.
When set to â1â a read operation is selected ; when set to â0,â a write operation is selected.
R/W set to â0â ï½¥ ï½¥ ï½¥ ï½¥ ï½¥ ï½¥ ï½¥ ï½¥ WRITE
R/W set to â1â ï½¥ ï½¥ ï½¥ ï½¥ ï½¥ ï½¥ ï½¥ ï½¥ READ
âACKNOWLEDGE
ã»Acknowledge is a software convention used to indicate successful data transfers.The master or the slave will
release the bus after transmitting eight bits.During the ninth clock cycle, the receiver will pull the SDA line LOW
to Acknowledgethat the eight bits of data has been received.
ã»This device will respond with an Acknowledge after recognition of a START condition and its slave address.If
both the device and a write operation have been selected, this device will respond with an Acknowledge, after
the receipt of each subsequent 8-bit word.
ã»In the READ mode, this device will transmit eight bit of data, release the SDA line, and monitor the line for an
Acknowledge.
ã»If an Acknowledge is detected, and no STOP condition is generated by the master, this device will continue to
transmit the data.
ã»If an Acknowledge is not detected, this device will terminate further data transmissions and await a STOP
condition before returning to the standby mode.
ã»This device dosen't return Acknouwedge in internal write cycle.
START CONDITION
(START BIT)
SCL
ï¼Fromμ-COMï¼
1
8
9
SDA
ï¼Î¼-COM
OUTPUT DATA)
SDA
ï¼IC OUTPUT DATAï¼
Acknowledge Signal
(ACK Signal)
Fig.41 ACKNOWLEDGE RESPONSE FROM RECEIVER
âPORT0 access commands
âFor PORT0 access, WPB terminal must be set to âHIGHâ.
S
W
T
R
A
I
R
SLAVE
T
T
ADDRESS
E
1st WORD
ADDRESS(n)
DATA(n)
SDA
LINE
1 0 1 0 0 P1 P0
WA7
WA0 D7
WPB
RA
/C
WK
S
T
O
P
D0
A
C
K
Fig.42 BYTE WRITE CYCLE TIMING (PORT0)
âThis write commands operate EEPROM write sequence at address which is appointed by P1, P0. When the
master generates a STOP condition, this device begins the internal write
cycle to the nonvolatile array.
9/18
|
▷ |