SH74572_15 Datasheet, PDF (6/13 Pages) Renesas Technology Corp – RENESAS MCU

SH74572
Appendix C
Appendix C
Section 14 Clock Generator (CPG)
14.1 Overview
Table 14.1 lists the relation between input frequency and input clock.
Table 14.1 Relation between Input Frequency and Input Clock
PLL frequency
Input frequency multiplier
(MHz)
(input to CPU)
CPU clock
(MHz)
20
×12
240
SHwy clock
(MHz)
80
Peripheral
clock (MHz)
40
Peripheral A FlexRay clock
clock (MHz)
(MHz)
80
80
R01DS0189EJ0120 Rev.01.20
Sep 10, 2012
Page 6 of 10