English
Language : 

S12744EJ4V0DS00_15 Datasheet, PDF (6/26 Pages) Renesas Technology Corp – 5000 PIXELS CCD LINEAR IMAGE SENSOR
μ PD3739
ABSOLUTE MAXIMUM RATINGS (TA = +25°C)
Parameter
Symbol
Ratings
Unit
Output drain voltage
VOD
–0.3 to +15
V
Shift register clock voltage
Vφ 1, Vφ 2
–0.3 to +15
V
Reset gate clock voltage
Vφ R1, Vφ R2
–0.3 to +15
V
Transfer gate clock voltage
Operating ambient temperature Note
Vφ TG
TA
–0.3 to +15
V
–25 to +55
˚C
Storage temperature
Tstg
–40 to +100
˚C
Note Use at the condition without dew condensation.
Caution
Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any
parameter. That is, the absolute maximum ratings are rated values at which the product is on the
verge of suffering physical damage, and therefore the product must be used under conditions that
ensure that the absolute maximum ratings are not exceeded.
RECOMMENDED OPERATING CONDITIONS (TA = –25 to +55°C)
Parameter
Symbol
Conditions
MIN.
TYP.
MAX.
Unit
Output drain voltage
VOD
11.4
12.0
12.6
V
Shift register clock high level
Vφ 1H, Vφ 2H
4.5
5.0
5.5
V
Shift register clock low level
Vφ 1L, Vφ 2L
–0.3
0
+0.5
V
Reset gate clock high level
Vφ R1H, Vφ R2H Note
4.5
5.0
5.5
V
Reset gate clock low level
Vφ R1L, Vφ R2L Note
–0.3
0
+0.5
V
Capacitance of reset gate clock pin
external capacitor
CEXTφ R
Non-polar type
800
1000
1200
pF
Transfer gate clock high level
Vφ TGH
4.5
5.0
5.5
V
Transfer gate clock low level
Vφ TGL
–0.3
0
+0.5
V
Data rate
2fφ R1, 2fφ R2
0.5
2
40
MHz
Note
Input the reset gate clocks 1 and 2 (φ R1, φ R2) to pins 5 and 18, respectively, via an input resistor and a
capacitor. Use of a capacitor is indispensable. Refer to APPLICATION CIRCUIT EXAMPLE for the connection
method. The reset gate clock high level and low level at the IC pins (after passing through the external
capacitor) varies according to the IC, due to the on-chip automatic φ R level adjuster. The recommended
operating conditions of reset gate clocks 1, 2 (φ R1, φ R2) in the table above are for signals applied to the
external capacitor.
Remark φ 1 in the above tables represents φ 11, φ 12 and φ 1L2. φ 2 represents φ 21, φ 22 and φ 2L1.
4
Data Sheet S12744EJ4V0DS