English
Language : 

HD74LS74A_15 Datasheet, PDF (5/8 Pages) Renesas Technology Corp – Dual D-type Positive Edge-triggered Flip-Flops (with Preset and Clear)
HD74LS74A
Waveforms 1
Clock
tTLH
tTHL
10%
90% 90%
1.3 V 1.3 V
tw(H)
tw(L)
10%
1.3 V
Preliminary
3V
0V
3V
D
tPLH
1.3 V
Q
tPHL
tPHL
1.3 V
tPLH
0V
VOH
VOL
Note:
Q
1.3 V
VOH
1.3 V
VOL
Clock input pulse; tTLH  15 ns, tTHL  6 ns, PRR = 1 MHz, duty cycle = 50% and for fmax,
tTLH = tTHL  2.5 ns
Waveforms 2
Clear
Preset
Q
tTHL
tTLH
90%
1.3V
10%
tw (clear)
≥ 25ns
90%
1.3V
10%
tPHL
1.3V
tPLH
3V
tTHL
tTLH
90%
1.3V
10%
tw (preset)
≥ 25ns
tPLH
90%
1.3V
10%
1.3V
0V
3V
0V
VOH
VOL
VOH
1.3V
1.3V
Q
tPHL
VOL
Note: Crear and presel input pulse; tTLH  15 ns, tTHL  6 ns, PRR = 1 MHz,
R04DS0012EJ0400 Rev.4.00
Dec 21, 2011
Page 5 of 7