English
Language : 

HD404054 Datasheet, PDF (26/103 Pages) Hitachi Semiconductor – HMCS400-series microcomputers designed to increase program productivity with large-capacity memory
HD404054 Series/HD404094 Series
Reset by
RESET input or
by watchdog timer
fOSC: Main oscillation
frequency
fcyc: fOSC/4 or or fOSC/32
(hardware selectable)
ø CPU: System clock
øPER: Clock for other
peripheral functions
Standby mode
RAME = 0
RAME = 1
RESET1 RESET2
Active
mode
STOPC
fOSC:
ø CPU:
ø PER:
Oscillate
Stop
fcyc
SBY
Interrupt
fOSC:
ø CPU:
ø PER:
Oscillate
fcyc
fcyc
STOP
Stop mode
(TMA3 = 0)
fOSC: Stop
ø CPU: Stop
ø PER: Stop
Figure 11 MCU Status Transitions
Active Mode: All MCU functions operate according to the clock generated by the system oscillators OSC1
and OSC2.
Standby Mode: In standby mode, the oscillators continue to operate, but the clocks related to instruction
execution stop. Therefore, the CPU operation stops, but all RAM and register contents are retained, and the
D or R port status, when set to output, is maintained. Peripheral functions such as interrupts, timers, and
serial interface continue to operate. The power dissipation in this mode is lower than in active mode
because the CPU stops.
The MCU enters standby mode when the SBY instruction is executed in active mode.
Standby mode is terminated by a RESET input or an interrupt request. If it is terminated by RESET input,
the MCU is reset as well. After an interrupt request, the MCU enters active mode and executes the next
instruction after the SBY instruction. If the interrupt enable flag is 1, the interrupt is then processed; if it is
0, the interrupt request is left pending and normal instruction execution continues. A flowchart of
operation in standby mode is shown in figure 12.
24