H83847R Datasheet, PDF (25/719 Pages) Renesas Technology Corp – Renesas 8-Bit Single-Chip Microcomputer H8 Family/H8/300L Super Low Power Series

Figure 9.2
Figure 9.3
Figure 9.4
Figure 9.5
Figure 9.6
Figure 9.7
Figure 9.8
Figure 9.9
Figure 9.10
Figure 9.11
Figure 9.12
Figure 9.13
Figure 9.14
Figure 9.15
Figure 9.16
Figure 9.17
Figure 9.18
Figure 9.19
Figure 9.20
Figure 9.21
Block Diagram of Timer C ................................................................................ 267
Block Diagram of Timer F ................................................................................ 276
Write Access to TCR (CPU → TCF) ................................................................ 286
Read Access to TCF (TCF → CPU).................................................................. 287
TMOFH/TMOFL Output Timing...................................................................... 289
Clear Interrupt Request Flag when Interrupt Factor Generation Signal
is Valid .............................................................................................................. 293
Block Diagram of Timer G................................................................................ 295
Noise Canceler Block Diagram ......................................................................... 301
Noise Canceler Timing (Example) .................................................................... 302
Input Capture Input Timing (without Noise Cancellation Function)................. 304
Input Capture Input Timing (with Noise Cancellation Function)...................... 304
Timing of Input Capture by Input Capture Input............................................... 305
TCG Clear Timing............................................................................................. 305
Port Mode Register Manipulation and Interrupt Enable Flag Clearing
Procedure........................................................................................................... 310
Timer G Application Example........................................................................... 311
Block Diagram of Watchdog Timer .................................................................. 312
Typical Watchdog Timer Operations (Example)............................................... 318
Block Diagram of Asynchronous Event Counter .............................................. 321
Example of Software Processing when Using ECH and ECL as 16-Bit
Event Counter .................................................................................................... 327
Example of Software Processing when Using ECH and ECL as 8-Bit Event
Counters............................................................................................................. 328
Section 10 Serial Communication Interface
Figure 10.1 SCI1 Block Diagram ......................................................................................... 333
Figure 10.2 Transfer Format ................................................................................................. 340
Figure 10.3 Example of SSB Connections............................................................................ 343
Figure 10.4 Transfer Format (When SNC1 = 0, SNC0 = 1, MRKON = 1) .......................... 344
Figure 10.5 HOLD TAIL and LATCH TAIL Output Waveforms ....................................... 344
Figure 10.6 SCI3 Block Diagram ......................................................................................... 349
Figure 10.7 (a) RDRF Setting and RXI Interrupt....................................................................... 378
Figure 10.7 (b) TDRE Setting and TXI Interrupt ....................................................................... 378
Figure 10.7 (c) TEND Setting and TEI Interrupt ....................................................................... 378
Figure 10.8 Data Format in Asynchronous Communication ................................................ 379
Figure 10.9 Phase Relationship between Output Clock and Transfer Data
(Asynchronous Mode) (8-bit data, parity, 2 stop bits)....................................... 381
Figure 10.10 Example of SCI3 Initialization Flowchart ......................................................... 382
Figure 10.11 Example of Data Transmission Flowchart (Asynchronous Mode).................... 383
Rev. 6.00 Aug 04, 2006 page xxv of xxxvi