English
Language : 

PD16782_15 Datasheet, PDF (21/28 Pages) Renesas Technology Corp – SOURCE DRIVER FOR 300/288-OUTPUT TFT-LCD (NAVIGATION, AUTOMOBILE LCD-TV)
µPD16782
Cautions 1. Turn on power to VDD1, logic input, VDD2, and video signal input in that order to prevent destruction
due to latch-up, and turn off power in the reverse sequence. Observe this power sequence even
during the transition period.
2. The µPD16782 is designed to input successive signals such as chrome signals. The input band of
the video signals is designed to be 9 MHz MAX. If video signals faster than that are input, display is
not performed correctly.
3. Insert a bypass capacitor of 0.1 µF between VDD1 and VSS1 and between VDD2 and VSS2. If the power
supply is not reinforced, the sampling voltage may be abnormal if the supply voltage fluctuates.
4. Display may not be correctly performed if noise is superimposed on the start pulse pin. Therefore,
be sure to input a reset signal during the vertical blanking period.
5. Even if the start pulse width is extended by half a clock or more, sampling start timing SHP1 is not
affected, and the sampling operation is performed normally.
6. When the multiplexer circuit is used in the vertical stripe mode, C1 to C3 are simultaneously
sampled at the rising edge of SHPn. Internally, however, only CLI1 is valid. Therefore, input a shift
clock to CLI1 only. At this time, keep the CLI2 and CLI3 pins to "L".
When using the multiplexer circuit in the delta array mode or mosaic array mode, C1 to C3 are
sequentially sampled. Input a three-phase clock to CLI1 through CLI3 (for the sampling timing, refer
to 2. FUNCTIONAL DESCRIPTION.).
7. The recommended timing of tR-1 and PWRES on starting is shown below (The following timing chart
shows simultaneous sampling.).
An INH pulse width of at least 5 clocks is required to reset the internal logic. Unless the INH pulse
is input after reset, sampling is not performed in the correct sequence.
CLI1
PWRES
12345
123
RESET
tISETUP
tR–I
INH
STHR (STHL)
tIHOLD
PWINH: 5 clocks MIN.
3 clocks MIN.
SHP1 to SHP 3
SHP4 to SHP6
SHP7 to SHP 9
Data Sheet S15806EJ1V0DS
19