PL660 Datasheet, PDF (2/15 Pages) PhaseLink Corporation – Analog Frequency Multiplier

Analog Frequency Multiplier
PL660 and PL663 XO Families
L2X
X IN
R
XOUT
O s c illa to r
A m p lifie r
O n ly re q u ire d in x 4 d e s ig n s
F requency
X2
F requency
X4
L4X
OE
QBAR
Q
Figure 2: Block Diagram of AFM XO
Figure 3 shows the period jitter histogram of the 2x Analog Frequency Multiplier at 212.5 MHz, while
Figure 4 shows the very low levels of sub-harmonics that correspond to the exceptional performance (i.e.
low jitter).
Figure 3: Period Jitter Histogram at 212.5MHz
Analog Frequency Multiplier (2x),
with 106.25 MHz crystal
Figure 4: Spectrum Analysis at 212.5MHz
Analog Frequency Multiplier (2x),
with sub-harmonics below –69 dBc
OE LOGIC SELECTION
OUTPUT
PECL
LVDS or CMOS
OESEL
0 (Default)
1
0 (Default)
1
OE
0 (Default)
1
0
1 (Default)
0
1 (Default)
0 (Default)
1
Output State
Enabled
Tri-state
Tri-state
Enabled
Tri-state
Enabled
Enabled
Tri-state
OESEL and OE: Connect to VDD to set to “1”, connect to GND to set to “0”. [The ‘Default’ state is set by internal pull up/down resistor.]
47745 Fremont Blvd., Fremont, California 94538 TEL [phone], FAX [phone] www.phaselink.com Rev. 3/20/07 Page 2