English
Language : 

74F524 Datasheet, PDF (9/14 Pages) NXP Semiconductors – 8-bit register comparator open-collector 3-State
Philips Semiconductors
8-bit register comparator (open collector + 3-State)
Product specification
74F524
AC SETUP REQUIREMENTS
SYMBOL
PARAMETER
ts(H)
ts(L)
th(H)
th(L)
ts(H)
ts(L)
th(H)
th(L)
ts(H)
ts(L)
th(H)
th(L)
tw(H)
tw(L)
Setup time, High or Low
I/On to CP
Hold time, High or Low
I/On to CP
Setup time, High or Low
S0, S1 to CP
Hold time, High or Low
S0, S1 to CP
Setup time, High or Low
C/SI to CP
Hold time, High or Low
C/SI to CP
CP pulse width,
High or Low
TEST
CONDITION
Waveform 3
Waveform 3
Waveform 3
Waveform 3
Waveform 3
Waveform 3
Waveform 4
LIMITS
Tamb = +25°C
VCC = +5.0V
CL = 50pF, RL = 500Ω
MIN TYP MAX
Tamb = 0°C to +70°C
VCC = +5.0V ± 10%
CL = 50pF, RL = 500Ω
MIN
MAX
6.0
6.0
6.0
6.0
0
0
0
0
13.5
15.0
10.0
10.0
0
0
0
0
7.0
7.0
7.0
7.0
0
0
0
0
5.0
5.0
10.0
10.0
UNIT
ns
ns
ns
ns
ns
ns
ns
AC WAVEFORMS
For all waveforms, VM = 1.5V.
The shaded areas indicate when the input is permitted to change for predictable output performance.
C/SI
VM
VM
GT, LT
tPHL
VM
tPLH
VM
SF00974
Waveform 1. Propagation Delay for Inverting Outputs
C/SI,
I/On,
Sn
CP
VM
ts(H)
VM
th(H)
VM
VM
VM
ts(L)
th(L)
VM
Waveform 3. Setup and Hold Times
SF00976
SE, C/SI, M
I/On, Sn
EQ, C/SO
GT, LT
VM
VM
tPHL
tPLH
VM
VM
SF00975
Waveform 2. Propagation Delay for Non-Inverting Outputs
1/fMAX
CP
VM
tW(H)
tPHL
tW(L)
VM
tPLH
EQ, C/SO,
GT, LT
VM
VM
SF00977
Waveform 4. Propagation Delay, Clock to Output,
Clock Pulse Width, and Maximum Clock Frequency
1990 Aug 07
9