English
Language : 

TDA8755 Datasheet, PDF (7/20 Pages) NXP Semiconductors – YUV 8-bit video low-power analog-to-digital interface
Philips Semiconductors
YUV 8-bit video low-power
analog-to-digital interface
Product specification
TDA8755
SYMBOL
PARAMETER
CONDITIONS
INU AND INV (PINS 7 AND 9)
VI(p-p)
input voltage, full range
(peak-to-peak value)
ZI
input impedance
CI
input capacitance
INPUTS ISOLATION
αct
crosstalk between Y, U and V
Outputs
fi = 1.5 MHz
fi = 2 MHz
fi = 2 MHz
SDN (PIN 8)
Vref
VREG
IL
reference voltage
line regulation
load current
4.75 V ≤ VCCA ≤ 5.25 V
DIGITAL OUTPUTS D0 TO D7 AND D’0 TO D’3 (PINS 24 TO 31 AND 19 TO 22)
VOL
LOW level output voltage
IO = 0.4 mA
IO = 1.5 mA
VOH
HIGH level output voltage
IO = −0.4 mA
IOZ
output current in 3-state mode
0.4 V < VO < VCCD
Switching characteristics
fclk(max)
fclk(min)
tCPH
tCPL
maximum clock frequency
minimum clock frequency
clock pulse width HIGH
clock pulse width LOW
Analog signal processing (fclk = 20 MHz; 50% clock duty factor)
Gdiff
differential gain
note 1; see Fig.8
ϕdiff
differential phase
note 1; see Fig.8
f1
fundamental harmonics (full-scale) note 2
fall
harmonics (full-scale),
all components
note 2; see Fig.10
SVRR1
supply voltage ripple rejection 1 note 3
SVRR2
supply voltage ripple rejection 2 note 3
Transfer function (50% clock duty factor)
INL
DNL
AILE
EB
DC integral non-linearity
DC differential non-linearity
AC integral non-linearity
effective bits
fclk = 2 MHz
fclk = 2 MHz
note 4
note 5; Fig.10
MIN. TYP. MAX. UNIT
0.93 1.03 1.13 V
−
30
−
kΩ
−
1
−
pF
−
−55
−50
dB
−
3.32 −
V
−
4.0
−
mV
−2
−
−
mA
0
−
0
−
2.4
−
−20
−
0.4
V
0.5
V
VCCD
V
+20
µA
20
−
−
−
20
−
20
−
−
MHz
2.0
MHz
−
ns
−
ns
−
2
−
%
−
3
−
deg
−
−
0
dB
−
−54
−
dB
−
−40
−
dB
−
1.0
−
%/V
−
±0.4 ±1.0 LSB
−
±0.3 ±0.5 LSB
−
±1.0 ±2.0 LSB
−
7.1
−
bits
1995 Mar 09
7