74HC4516 Datasheet, PDF (7/14 Pages) NXP Semiconductors – Binary up/down counter

Philips Semiconductors
Binary up/down counter
Product specification
74HC/HCT4516
T_amb (°C)
TEST CONDITIONS
SYMBOL
PARAMETER
74HC
+25
−40 to+85
−40 to +125
UNIT
V_CC
(V)
WAVEFORMS
min. typ. max. min. max. min. max.
t_rem
removal time
MR to CP
80 28
16 10
14 8
100
120
20
24
17
20
ns 2.0 Fig.10
4.5
6.0
t_rem
removal time
PL to CP
80 25
16 9
14 7
100
120
20
24
17
20
ns 2.0 Fig.10
4.5
6.0
t_su
set-up time
100 30
UP/DN to CP
20 11
17 9
125
150
25
30
21
26
ns 2.0 Fig.8
4.5
6.0
t_su
set-up time
CE to CP
100 19
20 7
17 6
125
150
25
30
21
26
ns 2.0 Fig.8
4.5
6.0
t_su
set-up time
D_n to PL
100 17
20 6
17 5
125
150
25
30
21
26
ns 2.0 Fig.11
4.5
6.0
t_h
hold time
50
5
5
CE to CP
50
5
5
50
5
5
ns 2.0 Fig.8
4.5
6.0
t_h
hold time
D_n to PL
3 −6
3
3
3 −2
3
3
3 −2
3
3
t_h
hold time
0 −19
0
0
UP/DN to CP
0 −7
0
0
0 −6
0
0
ns 2.0 Fig.11
4.5
6.0
ns 2.0 Fig.8
4.5
6.0
f_max
maximum clock pulse 6.0 16
4.8
4.0
frequency
30 49
24
20
35 58
28
24
MHz 2.0 Fig.7
4.5
6.0
December 1990
7