English
Language : 

74HC4053D-T Datasheet, PDF (5/32 Pages) NXP Semiconductors – Triple 2-channel analog multiplexer/demultiplexer
NXP Semiconductors
74HC4053; 74HCT4053
Triple 2-channel analog multiplexer/demultiplexer
6.2 Pin description
Table 2. Pin description
Symbol
E
VEE
GND
S1, S2, S3
1Y0, 2Y0, 3Y0
1Y1, 2Y1, 3Y1
1Z, 2Z, 3Z
VCC
Pin
6
7
8
11, 10, 9
12, 2, 5
13, 1, 3
14, 15, 4
16
7. Functional description
Description
enable input (active LOW)
supply voltage
ground supply voltage
select input
independent input or output
independent input or output
common output or input
supply voltage
Table 3. Function table [1]
Inputs
E
Sn
L
L
L
H
H
X
[1] H = HIGH voltage level; L = LOW voltage level; X = don’t care.
8. Limiting values
Channel on
nY0 to nZ
nY1 to nZ
switches off
Table 4. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to VSS = 0 V (ground).
Symbol
Parameter
Conditions
Min
Max
Unit
VCC
supply voltage
[1] 0.5
+11.0
V
IIK
input clamping current VI < 0.5 V or VI > VCC + 0.5 V
-
20
mA
ISK
switch clamping current VSW < 0.5 V or VSW > VCC + 0.5 V
-
ISW
switch current
0.5 V < VSW < VCC + 0.5 V
-
IEE
supply current
-
20
mA
25
mA
20
mA
ICC
IGND
Tstg
Ptot
supply current
ground current
storage temperature
total power dissipation
DIP16 package
SO16, (T)SSOP16, and
DHVQFN16 package
-
-
65
[2] -
[3] -
50
mA
50
mA
+150
C
750
mW
500
mW
P
power dissipation
per switch
-
100
mW
[1] To avoid drawing VCC current out of terminal nZ, when switch current flows into terminals nYn, the voltage drop across the bidirectional
switch must not exceed 0.4 V. If the switch current flows into terminal nZ, no VCC current will flow out of terminals nYn, and in this case
there is no limit for the voltage drop across the switch, but the voltages at nYn and nZ may not exceed VCC or VEE.
[2] For DIP16 packages: above 70 C the value of Ptot derates linearly with 12 mW/K.
74HC_HCT4053
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 8 — 19 July 2012
© NXP B.V. 2012. All rights reserved.
5 of 32