74HC4053D-T Datasheet, PDF (4/32 Pages) NXP Semiconductors – Triple 2-channel analog multiplexer/demultiplexer

NXP Semiconductors
from
logic
Fig 4. Schematic diagram (one switch)
6. Pinning information
6.1 Pinning
74HC4053; 74HCT4053
Triple 2-channel analog multiplexer/demultiplexer
V_CC
V_EE
Y
V_CC
V_EE
V_CC
V_CC
V_EE
Z
001aad544
2Y1 1
2Y0 2
3Y1 3
3Z 4
3Y0 5
E6
V_EE 7
GND 8
74HC4053
74HCT4053
16 V_CC
15 2Z
14 1Z
13 1Y1
12 1Y0
11 S1
10 S2
9 S3
001aae127
74HC4053
74HCT4053
terminal 1
index area
2Y0 2
3Y1 3
3Z 4
3Y0 5
E6
V_EE 7
V_CC(1)
15 2Z
14 1Z
13 1Y1
12 1Y0
11 S1
10 S2
001aae128
Transparent top view
Fig 5.
Pin configuration DIP16, SO16, and (T)SSOP16
(1) This is not a supply pin. The substrate is attached to this
pad using conductive die attach material. There is no
electrical or mechanical requirement to solder this pad.
However, if it is soldered, the solder land should remain
floating or be connected to V_CC.
Fig 6. Pin configuration DHVQFN16
74HC_HCT4053
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 8 — 19 July 2012
© NXP B.V. 2012. All rights reserved.
4 of 32