SAA7274 Datasheet, PDF (4/16 Pages) NXP Semiconductors – Audio Digital Input Circuit ADIC

Philips Semiconductors
Audio Digital Input Circuit (ADIC)
PINNING
Power supply
V_DD
positive supply voltage (5 V)
V_SS
ground (0 V)
Inputs (CMOS protection)
IBIFA biphase input signal (min. 1 MHz;
max. 3.1 MHz)
IFDEN frequency detector enable
IPHEN phase-locked loop edge selector
ITEST1 test input enable
ITEST2 test input enable
IDACL data clock input signal (max. 5 MHz)
IWSEL word select input signal (max. 50 kHz)
IDOEN output enable
IOSCL clock oscillator input (min. 8 MHz;
max. 12.5 MHz)
Outputs (CMOS push-pull)
OCDB
OLOC
OREF
OPHA
OPRE
OSCU
OSDU
OSCL
OOSC
control data bits (max. 400 kHz)
out-of-lock signal
phase reference signal (max. 6.2 MHz)
phase output signal (max. 6.2 MHz)
pre-emphasis level
user clock/copy-bit signal (max. 3.1 MHz)
user data/pre-emphasis (max. 3.1 MHz)
system clock output (min. 8 MHz;
max. 12.5 MHz)
clock oscillator output (min. 8 MHz;
max. 12.5 MHz)
Outputs (3-state push-pull)
OBSY
OWSY
ODCL
OSDA
block synchronization output signal
(1/49152 system clock)
word clock output signal (1/256 system clock)
data clock output signal (1/4 system clock)
data output signal (max. 2.5 MHz)
Product specification
SAA7274
Fig.2 Pinning diagram.
July 1991
4