SAA7274 Datasheet, PDF (11/16 Pages) NXP Semiconductors – Audio Digital Input Circuit ADIC

Philips Semiconductors
Audio Digital Input Circuit (ADIC)
Product specification
SAA7274
AC CHARACTERISTICS
V_DD = 4.5 to 5.5 V.
T_amb = −40 to +70 °C.
Load capacitance (C_L): OSCL = 50 pF; OWSY, ODCL and OSDA = 30 pF (see application note);
all other outputs = 20 pF.
Clock frequency f_IOSCL = ≤ 12.5 MHz.
IOSCL timing pulse LOW, t_LOW ≥ 37 ns; rise and fall times t_r and t_f = ≤ 10 ns.
Delay times are specified from clock input = 50% V_DD to output = 50% V_DD; unless otherwise specified
PARAMETER
CONDITIONS
SYMBOL MIN.
TYP.
MAX.
Set-up and hold times
IWSEL to IDACL
see Fig.5
Data set-up time
Data hold time
t_SU
1
−
−
t_HD
−
−
1
Propagation delays
IOSCL to OSCL
IDACL to OSDA
OSCL to OWSY and ODCL
t_p
−
−
25
t_p
−
−
60
t_p
5
−
50
Rise and fall times
OSCL
Rise and fall time
Rise and fall time
OWSY and ODCL
TTL levels = 0.4 to 2 V
t_r, t_f
−
−
10
CMOS levels = 10 to 90% V_DD t_r, t_f
−
−
15
Rise and fall time
Rise and fall time
TTL levels = 0.4 to 2 V
t_r, t_f
−
−
15
CMOS levels = 10 to 90% V_DD t_r, t_f
−
−
25
Note
1. Clock periods of OSCL.
UNIT
note 1
note 1
ns
ns
ns
ns
ns
ns
ns
July 1991
Fig.5 Set-up and hold time diagram.
11