English
Language : 

BUK113-50DL Datasheet, PDF (3/6 Pages) NXP Semiconductors – PowerMOS transistor Logic level TOPFET
Philips Semiconductors
PowerMOS transistor
Logic level TOPFET
Objective specification
BUK113-50DL
OVERLOAD PROTECTION CHARACTERISTICS
TOPFET switches off to protect itself when there is an overload fault condition.
It remains latched off until reset by the input.
SYMBOL PARAMETER
CONDITIONS
Overload protection
ID(lim)
Drain current limiting
VIS = 5 V
Short circuit load protection
EDS(TO)
Overload threshold energy
VDD = 13 V; VIS = 5 V
Overtemperature protection
Tj(TO)
Threshold junction temperature VIS = 5 V
MIN. TYP. MAX. UNIT
4
6
8
A
-
tbf
-
J
150 165 -
˚C
STATIC CHARACTERISTICS
Tb = 25 ˚C unless otherwise specified
SYMBOL PARAMETER
V(CL)DSS
V(CL)DSS
Drain-source clamping voltage
Drain-source clamping voltage
IDSS
IDSS
IDSS
RDS(ON)
Off-state drain current
Off-state drain current
Off-state drain current
Drain-source on-state
resistance1
CONDITIONS
VIS = 0 V; ID = 10 mA
VIS = 0 V; IDM = 200 mA;
tp ≤ 300 µs; δ ≤ 0.01
VDS = 45 V; VIS = 0 V
VDS = 50 V; VIS = 0 V
VDS = 40 V; VIS = 0 V; Tj = 100 ˚C
VIS = 5 V; IDM = 1 A;
tp ≤ 300 µs; δ ≤ 0.01
MIN.
50
-
TYP.
55
56
MAX.
-
70
UNIT
V
V
-
0.5
2
µA
-
1
20 µA
-
10 100 µA
-
150 200 mΩ
INPUT CHARACTERISTICS
Tb = 25 ˚C unless otherwise specified. The supply for the logic and overload protection is taken from the input.
SYMBOL PARAMETER
CONDITIONS
MIN. TYP. MAX. UNIT
VIS(TO)
IIS
IISL
VISR
V(CL)IS
RIG
Input threshold voltage
VDS = 5 V; ID = 1 mA
1.7 2.2 2.7 V
Input supply current
normal operation;
VIS = 5 V
VIS = 4 V
-
330 450 µA
-
170 270 µA
Input supply current
protection latched;
VIS = 5 V
-
500 650 µA
VIS = 3.5 V
-
250 400 µA
Protection latch reset voltage2
1
2.2 3.5
V
Input clamping voltage
Input series resistance
II = 1.5 mA
to gate of power MOSFET
6
7.5
-
V
-
33
-
kΩ
SHADED BOXES
Values shown within shaded boxes are estimated for the objective specification.
These will not be fixed until the evaluation of prototype samples.
1 Continuous input voltage. The specified pulse width is for the drain current.
2 The input voltage below which the overload protection circuits will be reset.
January 1996
3
Rev 1.000