|
PDIUSBP11 Datasheet, PDF (2/10 Pages) NXP Semiconductors – Universal Serial Bus transceiver | |||
|
◁ |
Philips Semiconductors
Universal Serial Bus transceiver
Preliminary specification
PDIUSBP11
FEATURES
⢠Utilizes digital inputs and outputs to transmit and receive USB
cable data
⢠Supports 12Mbit/s âFull Speedâ and 1.5Mbit/s âLow Speedâ serial
data transmission
⢠Compatible with the VHDL âSerial Interface Engineâ from USB
developerâs conference
⢠Available in SO, 14 pin package
⢠Hysteresis on D+, Dâ, VMO inputs
DESCRIPTION
The PDIUSBP11 is a one chip generic USB transceiver. It is
designed to allow 5.0V or 3.3V programmable and standard logic to
interface with the physical layer of the Universal Serial Bus. It is
capable of transmitting and receiving serial data at both full speed
(12Mbit/s) and low speed (1.5Mbit/s) data rates. The outputs from
the serial interface engine (inputs VPO and VMO on the
PDIUSBP11) are driven by the host. The gated inputs (outputs VP
and VM on the PDIUSBP11) are to be decoded by the host.
Implementation of the Serial Interface Engine along with the USB
transceiver allow the designer to make flexible USB compatible
devices with widely available logic components.
ORDERING INFORMATION
PACKAGES
TEMPERATURE RANGE
14-pin plastic SO
0°C to +70°C
14-pin plastic SSOP
0°C to +70°C
14-pin plastic TSSOP
0°C to +70°C
OUTSIDE NORTH AMERICA
PDIUSBP11 D
PDIUSBP11 DB
PDIUSBP11 PW
NORTH AMERICA
PDIUSBP11 D
PDIUSBP11 DB
PDUSBP11 PW DH
PKG. DWG. #
SOT108-1
SOT337-1
SOT402-1
PIN CONFIGURATION
NC 1
OE# 2
RCV 3
VP 4
VM 5
SUSPND 6
GND 7
FUNCTIONAL DIAGRAM
OE#
SPEED
VMO
VPO
RCV
14 VCC
13 VMO
12 VPO
11 D)
10 Dâ
9 SPEED
8 NC
SV00142
Dâ
D+
+
â
VP
VM
SV00143
PIN DESCRIPTION
PIN
No.
PIN
SYMBOL
I/O
3
RCV O
2
OE#
I
12, 13
VPO,
VMO
I
4, 5 VP, VM O
11, 10 D+, Dâ I/O
6 SUSPND I
9
SPEED I
14
VCC
7
GND
NAME AND FUNCTION
Receive data. CMOS level output for
USB differential input
Output Enable. Active LOW, enables
the transceiver to transmit data on
the bus. When not active the
transceiver is in receive mode
Inputs to differential driver. (Outputs
from SIE).
VPO VMO RESULT
0
0 SE0
0
1 Logic â0â
1
0 Logic â1â
1
1 Undefined
Gated version of Dâ and D+. Outputs
are logic â0â and logic â1â. Used to
detect single ended zero (SE0#),
error conditions, and interconnect
speed. (Inputs to SIE).
VP
VM RESULT
0
0 SE0
0
1 Low Speed
1
0 Full Speed
1
1 Error
Data+, Dataâ. Differential data bus
conforming to the Universal Serial
Bus standard.
Suspend. Enables a low power state
while the USB bus is inactive. While
the suspnd pin is active it will drive
the RCV pin to a logic â0â state.
Edge rate control. Logic â1â operates
at edge rates for âfull speedâ. Logic
â0â operates edge rates for âlow
speedâ.
3.0V to 3.6V power supply
Ground reference
1997 Sep 16
2
853-1836 18389
|
▷ |