BUJ100LR_15 Datasheet, PDF (2/12 Pages) NXP Semiconductors – NPN power transistor

NXP Semiconductors
BUJ100LR
NPN power transistor
2. Pinning information
Table 2.
Pin
1
2
3
Pinning information
Symbol Description
B
base
C
collector
E
emitter
3. Ordering information
Simplified outline
321
SOT54 (TO-92)
Graphic symbol
C
B
E
sym123
Table 3. Ordering information
Type number
Package
Name
BUJ100LR
TO-92
4. Limiting values
Description
plastic single-ended leaded (through hole) package; 3 leads
Version
SOT54
Table 4. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).
Symbol
Parameter
Conditions
V_CESM
V_CBO
collector-emitter peak voltage
collector-base voltage
V_BE = 0 V
I_E = 0 A
V_CEO
I_C
I_CM
I_B
I_BM
P_tot
T_stg
T_j
V_EBO
collector-emitter voltage
collector current
peak collector current
base current
peak base current
total power dissipation
storage temperature
junction temperature
emitter-base voltage
I_B = 0 A
DC; see Figure 2
DC
T_lead ≤ 25 °C; see Figure 1
I_C = 0 A; I(Emitter) = 10 mA
Min Max Unit
-
700 V
-
700 V
-
400 V
-
1
A
-
2
A
-
0.5 A
-
1
A
-
2.1 W
-65 150 °C
-
150 °C
-
9
V
BUJ100LR
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 02 — 29 July 2010
© NXP B.V. 2010. All rights reserved.
2 of 12