74HC_HCT166_15 Datasheet, PDF(11/21 Page) NXP Semiconductors – 8-bit parallel-in/serial out shift register

English

English German Russian Spanish Italian Polish Chinese Japanese Korean French Portuguese	Language :

74HC_HCT166_15 Datasheet, PDF (11/21 Pages) NXP Semiconductors – 8-bit parallel-in/serial out shift register

◁

NXP Semiconductors

74HC166; 74HCT166

8-bit parallel-in/serial out shift register

Table 7. Dynamic characteristics â¦continued

GND (ground = 0 V); tr = tf = 6 ns: CL = 50 pF unless otherwise specified; for test circuit, see Figure 10

Symbol Parameter Conditions

25 ï°C

ï40 ï°C to +85 ï°C ï40 ï°C to +125 ï°C Unit

Min Typ Max Min Max

Min

Max

fmax

maximum CP input; see Figure 7

frequency

VCC = 4.5 V

25 45 -

- MHz

VCC = 5.0 V; CL = 15 pF

- 50 -

- MHz

CPD

power

per package;

dissipation VI = GND to VCC

capacitance

[3] - 41 -

- pF

[1] tpd is the same as tPHL and tPLH.

[2] tt is the same as tTHL and tTLH.

[3] CPD is used to determine the dynamic power dissipation (PD in ïW).

PD = CPD ï´ VCC2 ï´ fi +ï ï (CL ï´ VCC2 ï´ fo) where:

fi = input frequency in MHz;

fo = output frequency in MHz;

ï (CL ï´ VCC2 ï´ fo) = sum of outputs;

CL = output load capacitance in pF;

VCC = supply voltage in V.

11. Waveforms

CP input

GND

VOH

Q7 output

VOL

1/fmax

tPHL

90 %

10 %

tTHL

tPLH

90 %

10 %

tTLH

aaa-008821

Fig 7.

Measurement points are given in Table 8.

VOL and VOH are typical voltage output levels that occur with the output load.

Clock (CP) to output (Q7) propagation delays, pulse width, output transition times and maximum

frequency

74HC_HCT166

Product data sheet

All information provided in this document is subject to legal disclaimers.

Rev. 3 â 11 September 2013

11 of 21

▷