MN6153UC Datasheet, PDF (5/9 Pages) Panasonic Semiconductor – PLL LSI with Built-In Prescaler

For Communications Equipment
MN6153UC
Note on Setting Frequency Dividing Data Input
1) Frequency dividing data input
(1) Reference side
Data input direction
MSB
LSB
Control bits
17-bit frequency dividing data
1 bit
1 bit
"L"
Frequencey
Write selection
dividing stage selection _{"H" level}
"H" level
CLK
12
17 18
19
DATA
MSB
LSB
LE
(2) Comparating side
Data input direction
*1
Control bits
CLK
3-bit test data
3 bits "L" level
1 23
18-bit frequency dividing data
1 bit
1 bit
"L"
45
Frequencey
Write selection
dividing stage selection "H" level
"L" level
21 22
23
DATA
MSB
LSB
LE
Notes
1.*1: Preceding the input of the frequency dividing data for the comparating side, input test data consisting of
three "L" level bits to produce normal operation. Never use any other pattern.
2. When the power is first applied, internal operation remains in an unstable state until data is written. To
eliminate the risk of excessive current consumption, keep the PS pin at "L" level.
3. When the power is first applied, the data settings are indeterminate. Always write data to the chip before
starting operation.
4. Enter the data to fill the entire latch:
Reference side: 19 bits (17 bits for the frequency divider setting and 2 control bits)
Comparating side: 23 bits (3 bits for the test pattern, 18 bits for the frequency divider setting, and 2
control bits)
5. Drive the LE pin at "L" level while writing the data.
6. "H" level input from the LE pin causes the chip to read the data only when the CLK pin and the DATA pin
are both at "L" level.
7. Writes are possible when the PS pin is either "H" or "L" level.
8. Input the data MSB first.
9. The data are inputted at the rising edge of the CLK signal.