|
CAT25512VI-GT3 Datasheet, PDF (4/16 Pages) ON Semiconductor – 512-Kb SPI Serial CMOS EEPROM | |||
|
◁ |
CAT25512
Pin Description
SI: The serial data input pin accepts opâcodes, addresses
and data. In SPI modes (0,0) and (1,1) input data is latched
on the rising edge of the SCK clock input.
SO: The serial data output pin is used to transfer data out of
the device. In SPI modes (0,0) and (1,1) data is shifted out
on the falling edge of the SCK clock.
SCK: The serial clock input pin accepts the clock provided
by the host and used for synchronizing communication
between host and CAT25512.
CS: The chip select input pin is used to enable/disable the
CAT25512. When CS is high, the SO output is triâstated (high
impedance) and the device is in Standby Mode (unless an
internal write operation is in progress). Every communication
session between host and CAT25512 must be preceded by a
high to low transition and concluded with a low to high
transition of the CS input.
WP: The write protect input pin will allow all write
operations to the device when held high. When WP pin is
tied low and the WPEN bit in the Status Register (refer to
Status Register description, later in this Data Sheet) is set to
â1â, writing to the Status Register is disabled.
HOLD: The HOLD input pin is used to pause transmission
between host and CAT25512, without having to retransmit
the entire sequence at a later time. To pause, HOLD must be
taken low and to resume it must be taken back high, with the
SCK input low during both transitions. When not used for
pausing, it is recommended the HOLD input to be tied to
VCC, either directly or through a resistor.
Functional Description
The CAT25512 device supports the Serial Peripheral
Interface (SPI) bus protocol, modes (0,0) and (1,1). The
device contains an 8âbit instruction register. The instruction
set and associated opâcodes are listed in Table 7.
Reading data stored in the CAT25512 is accomplished by
simply providing the READ command and an address.
Writing to the CAT25512, in addition to a WRITE
command, address and data, also requires enabling the
device for writing by first setting certain bits in a Status
Register, as will be explained later.
After a high to low transition on the CS input pin, the
CAT25512 will accept any one of the six instruction
opâcodes listed in Table 7 and will ignore all other possible
8âbit combinations. The communication protocol follows
the timing from Figure 2.
The CAT25512 features an additional Identification Page
(128 bytes) which can be accessed for Read and Write
operations when the IPL bit from the Status Register is set
to â1â. The user can also choose to make the Identification
Page permanent write protected.
Table 7. INSTRUCTION SET
Instruction
Opcode
WREN
0000 0110
WRDI
0000 0100
RDSR
0000 0101
WRSR
0000 0001
READ
0000 0011
WRITE
0000 0010
Operation
Enable Write Operations
Disable Write Operations
Read Status Register
Write Status Register
Read Data from Memory
Write Data to Memory
tCS
CS
tCNH
SCK
SI
HIâZ
SO
tCSS
tWH
tSU
tH
VALID
IN
tWL
tCSH
tRI
tFI
tV
tV
tHO
VALID
OUT
tCNS
tDIS
HIâZ
Figure 2. Synchronous Data Timing
http://onsemi.com
4
|
▷ |