|
J111 Datasheet, PDF (3/5 Pages) NXP Semiconductors – N-channel silicon field-effect transistors | |||
|
◁ |
J111, J112
TYPICAL SWITCHING CHARACTERISTICS
1000
500
200
RK = RDâ²
100
50
1000
TJ = 25°C
500
J111
VGS(off) = 12 V
J112
= 7.0 V
200
J113
= 5.0 V
100
50
RK = RDâ²
TJ = 25°C
J111
VGS(off) = 12 V
J112
= 7.0 V
J113
= 5.0 V
20
10
5.0
RK = 0
20
10
RK = 0
5.0
2.0
1.0
0.5 0.7 1.0
2.0 3.0 5.0 7.0 10
ID, DRAIN CURRENT (mA)
20 30 50
Figure 1. TurnâOn Delay Time
2.0
1.0
0.5 0.7 1.0
2.0 3.0 5.0 7.0 10
ID, DRAIN CURRENT (mA)
20 30 50
Figure 2. Rise Time
1000
500
TJ = 25°C
J111
VGS(off) = 12 V
200
J112
= 7.0 V
100
J113
= 5.0 V
50
RK = RDâ²
20
10
5.0
RK = 0
2.0
1.0
0.5 0.7 1.0
2.0 3.0 5.0 7.0 10
ID, DRAIN CURRENT (mA)
20 30 50
Figure 3. TurnâOff Delay Time
1000
500
RK = RDâ²
TJ = 25°C
J111
VGS(off) = 12 V
200
J112
= 7.0 V
100
J113
= 5.0 V
50
20
RK = 0
10
5.0
2.0
1.0
0.5 0.7 1.0
2.0 3.0 5.0 7.0 10
ID, DRAIN CURRENT (mA)
Figure 4. Fall Time
20 30 50
RGEN
50 W
VGEN
+VDD
RD
SET VDS(off) = 10 V
INPUT RK
RT
50 W
RGG
VGG
50 W
INPUT PULSE
tr ⤠0.25 ns
tf ⤠0.5 ns
PULSE WIDTH = 2.0 ms
DUTY CYCLE ⤠2.0%
RGG & RK
RDÈ
+
RD(RT ) 50)
RD ) RT ) 50
Figure 5. Switching Time Test Circuit
OUTPUT
NOTE 1
The switching characteristics shown above were measured using a test
circuit similar to Figure 5. At the beginning of the switching interval,
the gate voltage is at Gate Supply Voltage (âVGG). The DrainâSource
Voltage (VDS) is slightly lower than Drain Supply Voltage (VDD) due
to the voltage divider. Thus Reverse Transfer Capacitance (Crss) or
GateâDrain Capacitance (Cgd) is charged to VGG + VDS.
During the turnâon interval, GateâSource Capacitance (Cgs)
discharges through the series combination of RGen and RK. Cgd must
discharge to VDS(on) through RG and RK in series with the parallel
combination of effective load impedance (Râ²D) and DrainâSource
Resistance (rds). During the turnâoff, this charge flow is reversed.
Predicting turnâon time is somewhat difficult as the channel resistance
rds is a function of the gateâsource voltage. While Cgs discharges, VGS
approaches zero and rds decreases. Since Cgd discharges through rds,
turnâon time is nonâlinear. During turnâoff, the situation is reversed
with rds increasing as Cgd charges.
The above switching curves show two impedance conditions; 1) RK
is equal to RD, which simulates the switching behavior of cascaded
stages where the driving source impedance is normally the load
impedance of the previous stage, and 2) RK = 0 (low impedance) the
driving source impedance is that of the generator.
http://onsemi.com
3
|
▷ |