CAT34TS00 Datasheet, PDF (3/14 Pages) ON Semiconductor – Digital Temperature Sensor

CAT34TS00
Table 4. A.C. CHARACTERISTICS (V_CC = 1.7 V to 1.9 V, T_A = −20°C to +125°C)
100 kHz
400 kHz
Symbol
Parameter
Min
Max
Min
Max
Units
F_SCL (Note 5)
Clock Frequency
10
100
10
400
kHz
t_HIGH
High Period of SCL Clock
4
0.6
ms
t_LOW
Low Period of SCL Clock
4.7
1.3
ms
t_TIMEOUT (Note 6) SMBus SCL Clock Low Timeout
25
35
25
35
ms
t_R (Note 7)
SDA and SCL Rise Time
1000
300
ns
t_F (Note 7)
SDA and SCL Fall Time
300
300
ns
t_SU:DAT
Input Data Setup Time
250
100
ns
t_SU:STA
START Condition Setup Time
4.7
0.6
ms
t_HD:STA
START Condition Hold Time
4
0.6
ms
t_SU:STO
STOP Condition Setup Time
4
0.6
ms
t_BUF
Bus Free Time Between STOP and START
4.7
1.3
ms
t_HD:DAT
Input Data Hold Time
0
0
ns
t_DH (Note 7)
Output Data Hold Time
120
3450
120
900
ns
T_i (Note 7)
Noise Pulse Filtered at SCL and SDA Inputs
50
50
ns
t_PU (Note 8)
Power-Up Delay to Valid Temperature Recording
100
100
ms
5. Timing reference points are set at 30%, respectively 70% of V_CC, as illustrated in Figure 5. Bus loading must be such as to allow meeting
the V_IL and V_OL as well as all other timing requirements. The minimum clock frequency of 10 kHz is an SMBus recommendation; the minimum
operating clock frequency is limited only by the SMBus time−out. The device also meets the Fast and Standard I²C specifications, except
that T_i and t_DH are shorter.
6. For the CAT34TS00, the interface will reset itself and will release the SDA line if the SCL line stays low beyond the t_TIMEOUT limit. The time−out
count takes place when SCL is low in the time interval between START and STOP.
7. In a “Wired−OR” system (such as I²C or SMBus), SDA rise time is determined by bus loading. Since each bus pull−down device must be
able to sink the (external) bus pull−up current (in order to meet the V_IL and/or V_OL limits), it follows that SDA fall time is inherently faster than
SDA rise time. SDA rise time can exceed the standard recommended t_R limit, as long as it does not exceed t_LOW − t_DH − t_SU:DAT, where t_LOW
and t_DH are actual values (rather than spec limits). A shorter t_DH leaves more room for a longer SDA t_R, allowing for a more capacitive bus
or a larger bus pull−up resistor.
8. The first valid temperature recording can be expected after t_PU at nominal supply voltage.
Table 5. PIN CAPACITANCE (T_A = 25°C, V_CC = 1.9 V, f = 400 kHz)
Symbol
Parameter
Test Conditions/Comments
Min
Max
Unit
C_IN
SDA, EVENT Pin Capacitance
Input Capacitance (other pins)
V_IN = 0
V_IN = 0
8
pF
6
pF
Table 6. INPUT IMPEDANCE
Symbol
Parameter
Z_EIL
Z_EIH
Input Impedance for A0, A1, A2 Pins
Input Impedance for A0, A1, A2 Pins
Test Conditions
V_IN < 0.3 * V_CC
V_IN > 0.7 * V_CC
Min
Max
Unit
30
kW
800
kW
http://onsemi.com
3