English
Language : 

NSTB1005DXV5T1G Datasheet, PDF (1/5 Pages) ON Semiconductor – Dual Common Base-Collector Bias Resistor Transistors
NSTB1005DXV5T1G
Dual Common
Base-Collector Bias
Resistor Transistors
NPN and PNP Silicon Surface Mount
Transistors with Monolithic Bias
Resistor Network
The BRT (Bias Resistor Transistor) contains a single transistor with
a monolithic bias network consisting of two resistors; a series base
resistor and a base−emitter resistor. These digital transistors are
designed to replace a single device and its external resistor bias
network. The BRT eliminates these individual components by
integrating them into a single device. The NSTB1005DXV5T1
contains two complementary BRT devices are housed in the SOT−553
package which is ideal for low power surface mount applications
where board space is at a premium.
Features
• Simplifies Circuit Design
• Reduces Board Space
• Reduces Component Count
• Available in 8 mm, 7 inch Tape and Reel
• This is a Pb−Free Device
MAXIMUM RATINGS (TA = 25°C unless otherwise noted, common for Q1
and Q2, − minus sign for Q1 (PNP) omitted)
Rating
Symbol
Value
Unit
Collector-Base Voltage
Collector-Emitter Voltage
Collector Current
THERMAL CHARACTERISTICS
VCBO
VCEO
IC
50
Vdc
50
Vdc
100
mAdc
Characteristic
(One Junction Heated)
Symbol
Max
Unit
Total Device Dissipation
TA = 25°C (Note 1)
Derate above 25°C (Note 1)
PD
357
mW
2.9
mW/°C
Thermal Resistance −
Junction-to-Ambient (Note 1)
RqJA
350
°C/W
Characteristic
(Both Junctions Heated)
Symbol
Max
Unit
Total Device Dissipation
TA = 25°C (Note 1)
Derate above 25°C (Note 1)
PD
500
mW
4.0
mW/°C
Thermal Resistance −
Junction-to-Ambient (Note 1)
RqJA
250
°C/W
Junction and Storage Temperature TJ, Tstg −55 to +150
°C
1. FR−4 @ Minimum Pad
http://onsemi.com
3
2
1
R1
R2
Q2
R2
Q1
R1
4
5
5
1
SOT−553
CASE 463B
MARKING DIAGRAM
5
UC M G
G
1
UC = Specific Device Code
M = Date Code
G = Pb−Free Package
(Note: Microdot may be in either location)
ORDERING INFORMATION
Device
Package Shipping†
NSTB1005DXV5T1G SOT−553 4000/Tape &
(Pb−Free)
Reel
†For information on tape and reel specifications,
including part orientation and tape sizes, please
refer to our Tape and Reel Packaging Specification
Brochure, BRD8011/D.
© Semiconductor Components Industries, LLC, 2010
1
October, 2010 − Rev. 1
Publication Order Number:
NSTB1005DXV5/D