English
Language : 

NSBC114EPDP6T5G Datasheet, PDF (1/7 Pages) ON Semiconductor – Dual Digital Transistors (BRT)
NSBC114EPDP6T5G Series
Preferred Devices
Dual Digital Transistors
(BRT)
Complementary Silicon Surface Mount
Transistors with Monolithic Bias
Resistor Network
The BRT (Bias Resistor Transistor) contains a single transistor with
a monolithic bias network consisting of two resistors; a series base
resistor and a base−emitter resistor. These digital transistors are
designed to replace a single device and its external resistor bias
network. The BRT eliminates these individual components by
integrating them into a single device. In the NSBC114EPDP6T5G
series, two complementary BRT devices are housed in the SOT−963
package which is ideal for low power surface mount applications
where board space is at a premium.
Features
• Simplifies Circuit Design
• Reduces Board Space
• Reduces Component Count
• Available in 4 mm, 8000 Units Tape and Reel
• These are Pb−Free Devices
• These are Halide−Free Devices
MAXIMUM RATINGS (TA = 25°C unless otherwise noted, common for Q1
and Q2, − minus sign for Q1 (PNP) omitted)
Rating
Symbol
Value
Unit
Collector-Base Voltage
VCBO
50
Vdc
Collector-Emitter Voltage
VCEO
50
Vdc
Collector Current
IC
100
mAdc
Stresses exceeding Maximum Ratings may damage the device. Maximum
Ratings are stress ratings only. Functional operation above the Recommended
Operating Conditions is not implied. Extended exposure to stresses above the
Recommended Operating Conditions may affect device reliability.
http://onsemi.com
(3)
(2)
(1)
R1
R2
Q1
Q2
R2
R1
(4)
(5)
(6)
SOT−963
CASE 527AD
MARKING
DIAGRAM
XM
1
X
= Specific Device Code
M
= Date Code
G
= Pb−Free Package
ORDERING INFORMATION
Device
Package
NSBC114EPDP6T5G SOT−963
(Pb−Free)
Shipping†
8000 /
Tape & Reel
†For information on tape and reel specifications,
including part orientation and tape sizes, please
refer to our Tape and Reel Packaging Specifications
Brochure, BRD8011/D.
DEVICE MARKING INFORMATION
See specific marking information in the device marking table
on page 2 of this data sheet.
© Semiconductor Components Industries, LLC, 2008
1
July, 2008 − Rev. 1
Publication Order Number:
NSBC114EPDP6/D