MC74HC573A_05 Datasheet, PDF (1/8 Pages) ON Semiconductor – Octal 3−State Noninverting Transparent Latch High−Performance Silicon−Gate CMOS

MC74HC573A
Octal 3−State Noninverting
Transparent Latch
High−Performance Silicon−Gate CMOS
The MC74HC573A is identical in pinout to the LS573. The devices
are compatible with standard CMOS outputs; with pullup resistors,
they are compatible with LSTTL outputs.
These latches appear transparent to data (i.e., the outputs change
asynchronously) when Latch Enable is high. When Latch Enable goes
low, data meeting the setup and hold time becomes latched.
The HC573A is identical in function to the HC373A but has the data
inputs on the opposite side of the package from the outputs to facilitate
PC board layout.
Features
• Output Drive Capability: 15 LSTTL Loads
• Outputs Directly Interface to CMOS, NMOS and TTL
• Operating Voltage Range: 2.0 to 6.0 V
• Low Input Current: 1.0 mA
• In Compliance with the JEDEC Standard No. 7.0 A Requirements
• Chip Complexity: 218 FETs or 54.5 Equivalent Gates
• Pb−Free Packages are Available*
http://onsemi.com
MARKING
DIAGRAMS
20
1
20
1
20
PDIP−20
N SUFFIX
CASE 738
1
MC74HC573AN
AWLYYWWG
20
SOIC−20
DW SUFFIX
CASE 751D
74HC573A
AWLYYWWG
1
20
1
20
TSSOP−20
DT SUFFIX
CASE 948E
1
HC
573A
ALYWG
G
20
1
20
SOEIAJ−20
F SUFFIX
CASE 967
1
74HC573A
AWLYWWG
*For additional information on our Pb−Free strategy and soldering details, please
download the ON Semiconductor Soldering and Mounting Techniques
Reference Manual, SOLDERRM/D.
© Semiconductor Components Industries, LLC, 2005
1
July, 2005 − Rev. 11
A
= Assembly Location
WL, L = Wafer Lot
YY, Y = Year
WW, W = Work Week
G
= Pb−Free Package
G
= Pb−Free Package
(Note: Microdot may be in either location)
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 2 of this data sheet.
Publication Order Number:
MC74HC573A/D